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NAND flash memory is ubiquitous in everyday life today because its capacity has continuously increased and cost has
continuously decreased over decades. This positive growth is a result of two key trends: (1) effective process technology
scaling; and (2) multi-level (e.g., MLC, TLC) cell data coding. Unfortunately, the reliability of raw data stored in flash memory
has also continued to become more difficult to ensure, because these two trends lead to (1) fewer electrons in the flash memory
cell floating gate to represent the data; and (2) larger cell-to-cell interference and disturbance effects. Without mitigation,
worsening reliability can reduce the lifetime of NAND flash memory. As a result, flash memory controllers in solid-state drives
(SSDs) have become much more sophisticated: they incorporate many effective techniques to ensure the correct interpretation
of noisy data stored in flash memory cells.
In this chapter, we review recent advances in SSD error characterization, mitigation, and data recovery techniques for
reliability and lifetime improvement. We provide rigorous experimental data from state-of-the-art MLC and TLC NAND
flash devices on various types of flash memory errors, to motivate the need for such techniques. Based on the understanding
developed by the experimental characterization, we describe several mitigation and recovery techniques, including (1) cell-to-
cell interference mitigation; (2) optimal multi-level cell sensing; (3) error correction using state-of-the-art algorithms and
methods; and (4) data recovery when error correction fails. We quantify the reliability improvement provided by each of
these techniques. Looking forward, we briefly discuss how flash memory and these techniques could evolve into the future.
Solid-state drives (SSDs) are widely used in computer systems today as a primary method of data storage. In
comparison with magnetic hard drives, the previously dominant choice for storage, SSDs deliver significantly
higher read and write performance, with orders of magnitude of improvement in random-access input/output
(I/O) operations, and are resilient to physical shock, while requiring a smaller form factor and consuming less
static power. SSD capacity (i.e., storage density) and cost-per-bit have been improving steadily in the past two
decades, which has led to the widespread adoption of SSD-based data storage in most computing systems, from
mobile consumer devices [91, 107] to enterprise data centers [67, 174, 199, 233, 257].
The first major driver for the improved SSD capacity and cost-per-bit has been manufacturing process scaling,
which has increased the number of flash memory cells within a fixed area. Internally, commercial SSDs are made
up of NAND flash memory chips, which provide nonvolatile memory storage (i.e., the data stored in NAND flash
is correctly retained even when the power is disconnected) using floating-gate (FG) transistors [111, 172, 187] or
charge trap transistors [65, 268]. In this paper, we mainly focus on floating-gate transistors, since they are the
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2most common transistor used in today’s flash memories. A floating-gate transistor constitutes a flash memory
cell. It can encode one or more bits of digital data, which is represented by the level of charge stored inside
the transistor’s floating gate. The transistor traps charge within its floating gate, which dictates the threshold
voltage level at which the transistor turns on. The threshold voltage level of the floating gate is used to determine
the value of the digital data stored inside the transistor. When manufacturing process scales down to a smaller
technology node, the size of each flash memory cell, and thus the size of the transistor, decreases, which in turn
reduces the amount of charge that can be trapped within the floating gate. Thus, process scaling increases storage
density by enabling more cells to be placed in a given area, but it also causes reliability issues, which are the
focus of this paper.
The second major driver for improved SSD capacity has been the use of a single floating-gate transistor to
represent more than one bit of digital data. Earlier NAND flash chips stored a single bit of data in each cell (i.e., a
single floating-gate transistor), which was referred to as single-level cell (SLC) NAND flash. Each transistor can
be set to a specific threshold voltage within a fixed range of voltages. SLC NAND flash divided this fixed range
into two voltage windows, where one window represents the bit value 0 and the other window represents the bit
value 1. Multi-level cell (MLC) NAND flash was commercialized in the last two decades, where the same voltage
range is instead divided into four voltage windows that represent each possible 2-bit value (00, 01, 10, and 11).
Each voltage window in MLC NAND flash is therefore much smaller than a voltage window in SLC NAND flash.
This makes it more difficult to identify the value stored in a cell. More recently, triple-level cell (TLC) flash has
been commercialized [7, 86], which further divides the range, providing eight voltage windows to represent a
3-bit value. Quadruple-level cell (QLC) flash, storing a 4-bit value per cell, is currently being developed [203].
Encoding more bits per cell increases the capacity of the SSD without increasing the chip size, yet it also decreases
reliability by making it more difficult to correctly store and read the bits.
The two major drivers for the higher capacity, and thus the ubiquitous commercial success, of flash memory
as a storage device, are also major drivers for its reduced reliability and are the causes of its scaling problems.
As the amount of charge stored in each NAND flash cell decreases, the voltage for each possible bit value is
distributed over a wider voltage range due to greater process variation, and the margins (i.e., the width of the
gap between neighboring voltage windows) provided to ensure the raw reliability of NAND flash chips have
been diminishing, leading to a greater probability of flash memory errors with newer generations of SSDs.
NAND flash memory errors can be induced by a variety of sources [19], including flash cell wearout [19, 20, 162],
errors introduced during programming [17, 23, 162, 212], interference from operations performed on adjacent
cells [21, 23, 31, 75, 151, 182, 207, 209], and data retention issues due to charge leakage [19, 22, 29, 30, 182].
To compensate for this, SSDs employ sophisticated error-correcting codes (ECCs) within their controllers.
An SSD controller uses the ECC information stored alongside a piece of data in the NAND flash chip to detect
and correct a number of raw bit errors (i.e., the number of errors experienced before correction is applied) when
the piece of data is read out. The number of bits that can be corrected for every piece of data is a fundamental
tradeoff in an SSD. A more sophisticated ECC can tolerate a larger number of raw bit errors, but it also consumes
greater area overhead and latency. Error characterization studies [19, 20, 75, 162, 182, 212] have found that,
due to NAND flash wearout, the probability of raw bit errors increases as more program/erase (P/E) cycles (i.e.,
write accesses, or writes) are performed to the drive. The raw bit error rate eventually exceeds the maximum
number of errors that can be corrected by ECC, at which point data loss occurs [22, 27, 174, 233]. The lifetime of
a NAND-flash-memory-based SSD is determined by the number of P/E cycles that can be performed successfully
while avoiding data loss for a minimum retention guarantee (i.e., the required minimum amount of time, after
being written, that the data can still be read out without uncorrectable errors).
The decreasing raw reliability of NAND flash memory chips has drastically impacted the lifetime of commercial
SSDs. For example, older SLC NAND-flash-based SSDs were able to withstand 150,000 P/E cycles (writes) to
each flash cell, but contemporary 1x-nm (i.e., 15–19 nm) process-based SSDs consisting of MLC NAND flash can
3sustain only 3,000 P/E cycles [168, 212, 294]. With the raw reliability of a flash chip dropping so significantly,
approaches to mitigating reliability issues in NAND-flash-based SSDs have been the focus of an important body
of research. A number of solutions have been proposed to increase the lifetime of contemporary SSDs, ranging
from changes to the low-level device behavior (e.g., [17, 20, 21, 287]) to making SSD controllers much more
intelligent in dealing with individual flash memory chips (e.g., [22, 26, 28–31, 86, 161, 162]). In addition, various
mechanisms have been developed to successfully recover data in the event of data loss that may occur during a
read operation to the SSD (e.g., [21, 22, 26]).
In this chapter, we provide a comprehensive overview of the state of flash-memory-based SSD reliability, with
a focus on (1) fundamental causes of flash memory errors, backed up by (2) quantitative error data collected from
real state-of-the-art flash memory devices, and (3) sophisticated error mitigation and data recovery techniques
developed to tolerate, correct, and recover from such errors. To this end, we first discuss the architecture of
a state-of-the-art SSD, and describe mechanisms used in a commercial SSD to reduce the probability of data
loss (Section 1). Next, we discuss the low-level behavior of the underlying NAND flash memory chip in an SSD,
to illustrate fundamental reasons why errors can occur in flash memory (Section 2). We then discuss the root
causes of these errors, quantifying the impact of each error source using experimental characterization data
collected from real NAND flash memory chips (Section 3). For each of these error sources, we describe various
state-of-the-art mechanisms that mitigate the induced errors (Section 4). We next examine several error recovery
flows to successfully extract data from the SSD in the event of data loss during a read operation (Section 5). Then,
we look to the future to foreshadow how the reliability of SSDs might be affected by emerging flash memory
technologies (Section 6). Finally, we briefly examine how other memory technologies (such as DRAM, which is
used prominently in a modern SSD, and emerging nonvolatile memory) suffer from similar reliability issues to
SSDs (Section 7).
1 STATE-OF-THE-ART SSD ARCHITECTURE
In order to understand the root causes of reliability issues within SSDs, we first provide an overview of the system
architecture of a state-of-the-art SSD. The SSD consists of a group of NAND flash memories (or chips) and a
controller, as shown in Figure 1. A host computer communicates with the SSD through a high-speed host interface
(e.g., AHCI, NVMe; see Section 1.3.1), which connects to the SSD controller. The controller is then connected to
each of the NAND flash chips via memory channels.
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Fig. 1. (a) SSD system architecture, showing controller (Ctrl) and chips. (b) Detailed view of connections between controller
components and chips. Adapted from [15].
41.1 Flash Memory Organization
Figure 2 shows an example of how NAND flash memory is organized within an SSD. The flash memory is
spread across multiple flash chips, where each chip contains one or more flash dies, which are individual pieces
of silicon wafer that are connected together to the pins of the chip. Contemporary SSDs typically have 4–16
chips per SSD, and can have as many as 16 dies per chip. Each chip is connected to one or more physical
memory channels, and these memory channels are not shared across chips. A flash die operates independently
of other flash dies, and contains between one and four planes. Each plane contains hundreds to thousands
of flash blocks. Each block is a 2D array that contains hundreds of rows of flash cells (typically 256–1024
rows) where the rows store contiguous pieces of data. Much like banks in a multi-bank memory (e.g., DRAM
banks [36, 130, 131, 143, 145, 147, 148, 188, 194, 195]), the planes can execute flash operations in parallel, but
the planes within a die share a single set of data and control buses [1]. Hence, an operation can be started in
a different plane in the same die in a pipelined manner, every cycle. Figure 2 shows how blocks are organized
within chips across multiple channels. In the rest of this work, without loss of generality, we assume that a chip
contains a single die.
Chip c–1
Die d–1
P l
a n
e  0
P l
a n
e  1 . . .
m
n
m
n
…
…
…
…
Die 1
P l
a n
e  0
P l
a n
e  1
P l
a n
e  p
– 1
. . .
m
n
m
n
m
n
…
…
…
…
…
…
Channel 0
Plane p–1
Chip 0
. . .
Channel h–1
Block b–1
Page n
…
…
...
...Die 0
P l
a n
e  0
P l
a n
e  1
P l
a n
e  p
– 1
. . .
…
…
…
…
…
…
Superblock m
.  .  .
mmm
Block m…
…nnn Page n Superpage n
Fig. 2. Flash memory organization. Reproduced from [15].
Data in a block is written at the unit of a page, which is typically between 8 and 16 kB in size in NAND
flash memory. All read and write operations are performed at the granularity of a page. Each block typically
contains hundreds of pages. Blocks in each plane are numbered with an ID that is unique within the plane, but is
shared across multiple planes. Within the block, each page is numbered in sequence. The controller firmware
groups blocks with the same ID number across multiple chips and planes together into a superblock. Within
each superblock, the pages with the same page number are considered a superpage. The controller opens one
superblock (i.e., an empty superblock is selected for write operations) at a time, and typically writes data to the
NAND flash memory one superpage at a time to improve sequential read/write performance and make error
correction efficient, since some parity information is kept at superpage granularity (see Section 1.3.10). Having the
ability to write to all of the pages in a superpage simultaneously, the SSD can fully exploit the internal parallelism
offered by multiple planes/chips, which in turn maximizes write throughput.
1.2 Memory Channel
Each flash memory channel has its own data and control connection to the SSD controller, much like a main
memory channel has to the DRAM controller [74, 87, 88, 100, 129, 130, 132, 135, 189, 191, 194, 195, 250–252]. The
5connection for each channel is typically an 8- or 16-bit wide bus between the controller and one of the flash
memory chips [1]. Both data and flash commands can be sent over the bus.
Each channel also contains its own control signal pins to indicate the type of data or command that is on the
bus. The address latch enable (ALE) pin signals that the controller is sending an address, while the command latch
enable (CLE) pin signals that the controller is sending a flash command. Every rising edge of the write enable
(WE) signal indicates that the flash memory should write the piece of data currently being sent on the bus by the
SSD controller. Similarly, every rising edge of the read enable (RE) signal indicates that the flash memory should
send the next piece of data from the flash memory to the SSD controller.
Each flash memory die connected to a memory channel has its own chip enable (CE) signal, which selects the
die that the controller currently wants to communicate with. On a channel, the bus broadcasts address, data, and
flash commands to all dies within the channel, but only the die whose CE signal is active reads the information
from the bus and executes the corresponding operation.
1.3 SSD Controller
The SSD controller, shown in Figure 1b, is responsible for (1) handling I/O requests received from the host,
(2) ensuring data integrity and efficient storage, and (3) managing the underlying NAND flash memory. To
perform these tasks, the controller runs firmware, which is often referred to as the flash translation layer (FTL).
FTL tasks are executed on one or more embedded processors that exist inside the controller. The controller has
access to DRAM, which can be used to store various controller metadata (e.g., how host memory addresses map
to physical SSD addresses) and to cache relevant (e.g., frequently accessed) SSD pages [174, 229].
When the controller handles I/O requests, it performs a number of operations on both the requests and the
data. For requests, the controller schedules them in a manner that ensures correctness and provides high/rea-
sonable performance. For data, the controller scrambles the data to improve raw bit error rates, performs ECC
encoding/decoding, and in some cases compresses/decompresses and/or encrypts/decrypts the data and employs
superpage-level data parity. To manage the NAND flash memory, the controller runs firmware that maps host
data to physical NAND flash pages, performs garbage collection on flash pages that have been invalidated, applies
wear leveling to evenly distribute the impact of writes on NAND flash reliability across all pages, and manages
bad NAND flash blocks. We briefly examine the various tasks of the SSD controller.
1.3.1 Scheduling Requests. The controller receives I/O requests over a host controller interface (shown as Host
Interface in Figure 1b), which consists of a system I/O bus and the protocol used to communicate along the bus.
When an application running on the host system needs to access the SSD, it generates an I/O request, which
is sent by the host over the host controller interface. The SSD controller receives the I/O request, and inserts
the request into a queue. The controller uses a scheduling policy to determine the order in which the controller
processes the requests that are in the queue. The controller then sends the request selected for scheduling to the
FTL (part of the Firmware shown in Figure 1b).
The host controller interface determines how requests are sent to the SSD and how the requests are queued
for scheduling. Two of the most common host controller interfaces used by modern SSDs are the Advanced
Host Controller Interface (AHCI) [99] and NVM Express (NVMe) [202]. AHCI builds upon the Serial Advanced
Technology Attachment (SATA) system bus protocol [238], which was originally designed to connect the host
system to magnetic hard disk drives. AHCI allows the host to use advanced features with SATA, such as native
command queuing (NCQ). When an application executing on the host generates an I/O request, the application
sends the request to the operating system (OS). The OS sends the request over the SATA bus to the SSD controller,
and the controller adds the request to a single command queue. NCQ allows the controller to schedule the queued
I/O requests in a different order than the order in which requests were received (i.e., requests are scheduled
out of order). As a result, the controller can choose requests from the queue in a manner that maximizes the
6overall SSD performance (e.g., a younger request can be scheduler earlier than an older request that requires
access to a plane that is occupied with serving another request). A major drawback of AHCI and SATA is the
limited throughput they enable for SSDs [284], as the protocols were originally designed to match the much
lower throughput of magnetic hard disk drives. For example, a modern magnetic hard drive has a sustained read
throughput of 300MB/s [237], whereas a modern SSD has a read throughput of 3500MB/s [232]. However, AHCI
and SATA are widely deployed in modern computing systems, and they currently remain a common choice for
the SSD host controller interface.
To alleviate the throughput bottleneck of AHCI and SATA, many manufacturers have started adopting host
controller interfaces that use the PCI Express (PCIe) system bus [217]. A popular standard interface for the PCIe
bus is the NVM Express (NVMe) interface [202]. Unlike AHCI, which requires an application to send I/O requests
through the OS, NVMe directly exposes multiple SSD I/O queues to the applications executing on the host. By
directly exposing the queues to the applications, NVMe simplifies the software I/O stack, eliminating most OS
involvement [284], which in turn reduces communication overheads. An SSD using the NVMe interface maintains
a separate set of queues for each application (as opposed to the single queue used for all applications with AHCI)
within the host interface. With more queues, the controller (1) has a larger number of requests to select from
during scheduling, increasing its ability to utilize idle resources (i.e., channels, dies, planes; see Section 1.1); and
(2) can more easily manage and control the amount of interference that an application experiences from other
concurrently-executing applications. Currently, NVMe is used by modern SSDs that are designed mainly for
high-performance systems (e.g., enterprise servers, data centers [283, 284]).
1.3.2 Flash Translation Layer. The main duty of the FTL (which is part of the Firmware shown in Figure 1) is
to manage the mapping of logical addresses (i.e., the address space utilized by the host) to physical addresses in the
underlying flash memory (i.e., the address space for actual locations where the data is stored, visible only to the
SSD controller) for each page of data [54, 80]. By providing this indirection between address spaces, the FTL can
remap the logical address to a different physical address (i.e., move the data to a different physical address) without
notifying the host. Whenever a page of data is written to by the host or moved for underlying SSD maintenance
operations (e.g., garbage collection [40, 288]; see Section 1.3.3), the old data (i.e., the physical location where
the overwritten data resides) is simply marked as invalid in the physical block’s metadata, and the new data is
written to a page in the flash block that is currently open for writes (see Section 2.4 for more detail on how writes
are performed).
The FTL is also responsible for wear leveling, to ensure that all of the blocks within the SSD are evenly worn
out [40, 288]. By evenly distributing the wear (i.e., the number of P/E cycles that take place) across different blocks,
the SSD controller reduces the heterogeneity of the amount of wearout across these blocks, thereby extending
the lifetime of the device. The wear-leveling algorithm is invoked when the current block that is being written
to is full (i.e., no more pages in the block are available to write to), and it enables the controller to select a new
block from the free list to direct the future writes to. The wear-leveling algorithm dictates which of the blocks
from the free list is selected. One simple approach is to select the block in the free list with the lowest number of
P/E cycles to minimize the variance of the wearout amount across blocks, though many algorithms have been
developed for wear leveling [39, 71].
1.3.3 Garbage Collection. When the host issues a write request to a logical address stored in the SSD, the
SSD controller performs the write out of place (i.e., the updated version of the page data is written to a different
physical page in the NAND flash memory), because in-place updates cannot be performed (see Section 2.4). The
old physical page is marked as invalid when the out-of-place write completes. Fragmentation refers to the waste
of space within a block due to the presence of invalid pages. In a fragmented block, a fraction of the pages are
invalid, but these pages are unable to store new data until the page is erased. Due to circuit-level limitations,
the controller can perform erase operations only at the granularity of an entire block (see Section 2.4 for details).
7As a result, until a fragmented block is erased, the block wastes physical space within the SSD. Over time, if
fragmented blocks are not erased, the SSD will run out of pages that it can write new data to. The problem
becomes especially severe if the blocks are highly fragmented (i.e., a large fraction of the pages within a block
are invalid).
To reduce the negative impact of fragmentation on usable SSD storage space, the FTL periodically performs
a process called garbage collection. Garbage collection finds highly-fragmented flash blocks in the SSD and
recovers the wasted space due to invalid pages. The basic garbage collection algorithm [40, 288] (1) identifies the
highly-fragmented blocks (which we call the selected blocks), (2) migrates any valid pages in a selected block (i.e.,
each valid page is written to a new block, its virtual-to-physical address mapping is updated, and the page in the
selected block is marked as invalid), (3) erases each selected block (see Section 2.4), and (4) adds a pointer to each
selected block into the free list within the FTL. The garbage collection algorithm typically selects blocks with the
highest number of invalid pages. When the controller needs a new block to write pages to, it selects one of the
blocks currently in the free list.
We briefly discuss five optimizations that prior works propose to improve the performance and/or efficiency of
garbage collection [1, 52, 80, 84, 90, 161, 222, 276, 288]. First, the garbage collection algorithm can be optimized to
determine the most efficient frequency to invoke garbage collection [222, 288], as performing garbage collection
too frequently can delay I/O requests from the host, while not performing garbage collection frequently enough
can cause the controller to stall when there are no blocks available in the free list. Second, the algorithm can be
optimized to select blocks in a way that reduces the number of page copy and erase operations required each time
the garbage collection algorithm is invoked [84, 222]. Third, some works reduce the latency of garbage collection
by using multiple channels to perform garbage collection on multiple blocks in parallel [1, 90]. Fourth, the FTL
can minimize the latency of I/O requests from the host by pausing erase and copy operations that are being
performed for garbage collection, in order to service the host requests immediately [52, 276]. Fifth, pages can be
grouped together such that all of the pages within a block become invalid around the same time [80, 90, 161]. For
example, the controller can group pages with (1) a similar degree of write-hotness (i.e., the frequency at which a
page is updated; see Section 4.6) or (2) a similar death time (i.e., the time at which a page is overwritten). Garbage
collection remains an active area of research.
1.3.4 Flash ReliabilityManagement. The SSD controller performsmany background optimizations that improve
flash reliability. These flash reliability management techniques, as we will discuss in more detail in Section 4, can
effectively improve flash lifetime at a very low cost, since the optimizations are usually performed during idle
times, when the interference with the running workload is minimized. These management techniques sometimes
require small metadata storage in memory (e.g., for storing the near-optimal read reference voltages [21, 22, 162]),
or require a timer (e.g., for triggering refreshes in time [29, 30]).
1.3.5 Compression. Compression can reduce the size of the data written to minimize the number of flash
cells worn out by the original data. Some controllers provide compression, as well as decompression, which
reconstructs the original data from the compressed data stored in the flash memory [154, 300]. The controller
may contain a compression engine, which, for example, performs the LZ77 or LZ78 algorithms. Compression is
optional, as some types of data being stored by the host (e.g., JPEG images, videos, encrypted files, files that are
already compressed) may not be compressible.
1.3.6 Data Scrambling and Encryption. The occurrence of errors in flash memory is highly dependent on
the data values stored into the memory cells [19, 23, 31]. To reduce the dependence of the error rate on data
values, an SSD controller first scrambles the data before writing it into the flash chips [32, 121]. The key idea of
scrambling is to probabilistically ensure that the actual value written to the SSD contains an equal number of
randomly distributed zeroes and ones, thereby minimizing any data-dependent behavior. Scrambling is performed
8using a reversible process, and the controller descrambles the data stored in the SSD during a read request. The
controller employs a linear feedback shift register (LFSR) to perform scrambling and descrambling. An n-bit LFSR
generates 2n−1 bits worth of pseudo-random numbers without repetition. For each page of data to be written,
the LFSR can be seeded with the logical address of that page, so that the page can be correctly descrambled
even if maintenance operations (e.g., garbage collection) migrate the page to another physical location, as the
logical address is unchanged. (This also reduces the latency of maintenance operations, as they do not need
to descramble and rescramble the data when a page is migrated.) The LFSR then generates a pseudo-random
number based on the seed, which is then XORed with the data to produce the scrambled version of the data. As
the XOR operation is reversible, the same process can be used to descramble the data.
In addition to the data scrambling employed to minimize data value dependence, several SSD controllers
include data encryption hardware [55, 89, 271]. An SSD that contains data encryption hardware within its
controller is known as a self-encrypting drive (SED). In the controller, data encryption hardware typically employs
AES encryption [55, 59, 201, 271], which performs multiple rounds of substitutions and permutations to the
unencrypted data in order to encrypt it. AES employs a separate key for each round [59, 201]. In an SED, the
controller contains hardware that generates the AES keys for each round, and performs the substitutions and
permutations to encrypt or decrypt the data using dedicated hardware [55, 89, 271].
1.3.7 Error-Correcting Codes. ECC is used to detect and correct the raw bit errors that occur within flash
memory. A host writes a page of data, which the SSD controller splits into one or more chunks. For each chunk,
the controller generates a codeword, consisting of the chunk and a correction code. The strength of protection
offered by ECC is determined by the coding rate, which is the chunk size divided by the codeword size. A higher
coding rate provides weaker protection, but consumes less storage, representing a key reliability tradeoff in SSDs.
The ECC algorithm employed (typically BCH [10, 92, 153, 243] or LDPC [72, 73, 167, 243, 298]; see Section 5),
as well as the length of the codeword and the coding rate, determine the total error correction capability, i.e., the
maximum number of raw bit errors that can be corrected by ECC. ECC engines in contemporary SSDs are able to
correct data with a relatively high raw bit error rate (e.g., between 10−3 and 10−2 [103]) and return data to the
host at an error rate that meets traditional data storage reliability requirements (e.g., a post-correction error rate
of 10−15 in the JEDEC standard [105]). The error correction failure rate (PECFR ) of an ECC implementation, with a
codeword length of l where the codeword has an error correction capability of t bits, can be modeled as:
PECFR =
l∑
k=t+1
(
l
k
)
(1 − BER)(l−k )BERk (1)
where BER is the bit error rate of the NAND flash memory. We assume in this equation that errors are independent
and identically distributed.
In addition to the ECC information, a codeword contains cyclic redundancy checksum (CRC) parity informa-
tion [229]. When data is being read from the NAND flash memory, there may be times when the ECC algorithm
incorrectly indicates that it has successfully corrected all errors in the data, when uncorrected errors remain. To
ensure that incorrect data is not returned to the user, the controller performs a CRC check in hardware to verify
that the data is error free [219, 229].
1.3.8 Data Path Protection. In addition to protecting the data from raw bit errors within the NAND flash
memory, newer SSDs incorporate error detection and correction mechanisms throughout the SSD controller, in
order to further improve reliability and data integrity [229]. These mechanisms are collectively known as data
path protection, and protect against errors that can be introduced by the various SRAM and DRAM structures
that exist within the SSD.1 Figure 3 illustrates the various structures within the controller that employ data path
1See Section 7 for a discussion on the possible types of errors that can be present in DRAM.
9protection mechanisms. There are three data paths that require protection: (1) the path for data written by the
host to the flash memory, shown as a red solid line in Figure 3; (2) the path for data read from the flash memory
by the host, shown as a green dotted line; and (3) the path for metadata transferred between the firmware (i.e.,
FTL) processors and the DRAM, shown as a blue dashed line.
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Fig. 3. Data path protection employed within the controller. Reproduced from [15].
In the write data path of the controller (the red solid line shown in Figure 3), data received from the host
interface (❶ in the figure) is first sent to a host FIFO buffer (❷). Before the data is written into the host FIFO
buffer, the data is appended with memory protection ECC (MPECC) and host FIFO buffer (HFIFO) parity [229]. The
MPECC parity is designed to protect against errors that are introduced when the data is stored within DRAM
(which takes place later along the data path), while the HFIFO parity is designed to protect against SRAM errors
that are introduced when the data resides within the host FIFO buffer. When the data reaches the head of the
host FIFO buffer, the controller fetches the data from the buffer, uses the HFIFO parity to correct any errors,
discards the HFIFO parity, and sends the data to the DRAM manager (❸). The DRAM manager buffers the data
(which still contains the MPECC information) within DRAM (❹), and keeps track of the location of the buffered
data inside the DRAM. When the controller is ready to write the data to the NAND flash memory, the DRAM
manager reads the data from DRAM. Then, the controller uses the MPECC information to correct any errors, and
discards the MPECC information. The controller then encodes the data into an ECC codeword (❺), generates
CRC parity for the codeword, and then writes both the codeword and the CRC parity to a NAND flash FIFO
buffer (❻) [229]. When the codeword reaches the head of this buffer, the controller uses CRC parity to detect
any errors in the codeword, and then dispatches the data to the flash interface (❼), which writes the data to the
NAND flash memory. The read data path of the controller (the green dotted line shown in Figure 3) performs the
same procedure as the write data path, but in reverse order [229].
Aside from buffering data along the write and read paths, the controller uses the DRAM to store essential
metadata, such as the table that maps each host data address to a physical block address within the NAND flash
memory [174, 229]. In the metadata path of the controller (the blue dashed line shown in Figure 3), the metadata
is often read from or written to DRAM by the firmware processors. In order to ensure correct operation of the
SSD, the metadata must not contain any errors. As a result, the controller uses memory protection ECC (MPECC)
for the metadata stored within DRAM [165, 229], just as it did to buffer data along the write and read data paths.
Due to the lower rate of errors in DRAM compared to NAND flash memory (see Section 7), the employed memory
protection ECC algorithms are not as strong as BCH or LDPC. We describe common ECC algorithms employed
for DRAM error correction in Section 7.
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1.3.9 Bad Block Management. Due to process variation or uneven wearout, a small number of flash blocks
may have a much higher raw bit error rate (RBER) than an average flash block. Mitigating or tolerating the RBER
on these flash blocks often requires a much higher cost than the benefit of using them. Thus, it is more efficient to
identify and record these blocks as bad blocks, and avoid using them to store useful data. There are two types of
bad blocks: original bad blocks (OBBs), which are defective due to manufacturing issues (e.g., process variation),
and growth bad blocks (GBBs), which fail during runtime [259].
The flash vendor performs extensive testing, known as bad block scanning, to identify OBBs when a flash chip
is manufactured [181]. Initially, all blocks are kept in the erased state, and contain the value 0xFF in each byte
(see Section 2.1). Inside each OBB, the bad block scanning procedure writes a specific data value (e.g., 0x00) to a
specific byte location within the block that indicates the block status. A good block (i.e., a block without defects)
is not modified, and thus its block status byte remains at the value 0xFF. When the SSD is powered up for the
first time, the SSD controller iterates through all blocks and checks the value stored in the block status byte of
each block. Any block that does not contain the value 0xFF is marked as bad, and is recorded in a bad block table
stored in the controller. A small number of blocks in each plane are set aside as reserved blocks (i.e., blocks that
are not used during normal operation), and the bad block table automatically remaps any operation originally
destined to an OBB to one of the reserved blocks. The bad block table remaps an OBB to a reserved block in the
same plane, to ensure that the SSD maintains the same degree of parallelism when writing to a superpage, thus
avoiding performance loss. Less than 2% of all blocks in the SSD are expected to be OBBs [204].
The SSD identifies growth bad blocks during runtime by monitoring the status of each block. Each superblock
contains a bit vector indicating which of its blocks are GBBs. After each program or erase operation to a block,
the SSD reads the status reporting registers to check the operation status. If the operation has failed, the controller
marks the block as a GBB in the superblock bit vector. At this point, the controller uses superpage-level parity
to recover the data that was stored in the GBB (see Section 1.3.10), and all data in the superblock is copied to a
different superblock. The superblock containing the GBB is then erased. When the superblock is subsequently
opened, blocks marked as GBBs are not used, but the remaining blocks can store new data.
1.3.10 Superpage-Level Parity. In addition to ECC to protect against bit-level errors, many SSDs employ
RAID-like parity [63, 113, 180, 215]. The key idea is to store parity information within each superpage to protect
data from ECC failures that occur within a single chip or plane. Figure 4 shows an example of how the ECC and
parity information are organized within a superpage. For a superpage that spans across multiple chips, dies, and
planes, the pages stored within one die or one plane (depending on the implementation) are used to store parity
information for the remaining pages. Without loss of generality, we assume for the rest of this section that a
superpage that spans c chips and d dies per chip stores parity information in the pages of a single die (which we
call the parity die), and that it stores user data in the pages of the remaining (c × d) − 1 dies. When all of the user
data is written to the superpage, the SSD controller XORs the data together one plane at a time (e.g., in Figure 4,
all of the pages in Plane 0 are XORed with each other), which produces the parity data for that plane. This parity
data is written to the corresponding plane in the parity die, e.g., Plane 0 page in Die (c × d) − 1 in the figure.
The SSD controller invokes superpage-level parity when an ECC failure occurs during a host software (e.g., OS,
file system) access to the SSD. The host software accesses data at the granularity of a logical block (LB), which is
indexed by a logical block address (LBA). Typically, an LB is 4 kB in size, and consists of several ECC codewords
(which are usually 512 BB to 2 kB in size) stored consecutively within a flash memory page, as shown in Figure 4.
During the LB access, a read failure can occur for one of two reasons. First, it is possible that the LB data is stored
within a hidden GBB (i.e., a GBB that has not yet been detected and excluded by the bad block manager). The
probability of storing data in a hidden GBB is quantified as PHGBB . Note that because bad block management
successfully identifies and excludes most GBBs, PHGBB is much lower than the total fraction of GBBs within an
SSD. Second, it is possible that at least one ECC codeword within the LB has failed (i.e., the codeword contains
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Fig. 4. Example layout of ECC codewords, logical blocks, and superpage-level parity for superpage n in superblock m. In this
example, we assume that a logical block contains two codewords. Reproduced from [15].
an error that cannot be corrected by ECC). The probability that a codeword fails is PECFR (see Section 1.3.7). For
an LB that contains K ECC codewords, we can model PLBFail , the overall probability that an LB access fails (i.e.,
the rate at which superpage-level parity needs to be invoked), as:
PLBFail = PHGBB + [1 − PHGBB ] × [1 − (1 − PECFR )K ] (2)
In Equation 2, PLBFail consists of (1) the probability that an LB is inside a hidden GBB (left side of the addition);
and (2) for an LB that is not in a hidden GBB, the probability of any codeword failing (right side of the addition).
When a read failure occurs for an LB in plane p, the SSD controller reconstructs the data using the other LBs
in the same superpage. To do this, the controller reads the LBs stored in plane p in the other (c × d) − 1 dies of
the superpage, including the LBs in the parity die. The controller then XORs all of these LBs together, which
retrieves the data that was originally stored in the LB whose access failed. In order to correctly recover the failed
data, all of the LBs from the (c × d) − 1 dies must be correctly read. The overall superpage-level parity failure
probability Ppar ity (i.e., the probability that more than one LB contains a failure) for an SSD with c chips of flash
memory, with d dies per chip, can be modeled as [215]:
Ppar ity = PLBFail × [1 − (1 − PLBFail )(c×d )−1] (3)
Thus, by designating one of the dies to contain parity information (in a fashion similar to RAID 4 [215]), the SSD
can tolerate the complete failure of the superpage data in one die without experiencing data loss during an LB
access.
1.4 Design Tradeoffs for Reliability
Several design decisions impact the SSD lifetime (i.e., the duration of time that the SSD can be used within a
bounded probability of error without exceeding a given performance overhead). To capture the tradeoff between
these decisions and lifetime, SSD manufacturers use the following model:
Lifetime (Years) = PEC × (1 + OP)365 × DWPD ×WA × Rcompress (4)
12
In Equation 4, the numerator is the total number of full drive writes the SSD can endure (i.e., for a drive
with an X -byte capacity, the number of times X bytes of data can be written). The number of full drive writes
is calculated as the product of PEC, the total P/E cycle endurance of each flash block (i.e., the number of P/E
cycles the block can sustain before its raw error rate exceeds the ECC correction capability), and 1 + OP, where
OP is the overprovisioning factor selected by the manufacturer. Manufacturers overprovision the flash drive by
providing more physical block addresses, or PBAs, to the SSD controller than the advertised capacity of the drive,
i.e., the number of logical block addresses (LBAs) available to the operating system. Overprovisioning improves
performance and endurance, by providing additional free space in the SSD so that maintenance operations can
take place without stalling host requests. OP is calculated as:
OP = PBA count − LBA countLBA count (5)
The denominator in Equation 4 is the number of full drive writes per year, which is calculated as the product
of days per year (i.e., 365), DWPD, and the ratio between the total size of the data written to flash media and the
size of the data sent by the host (i.e., WA × Rcompress ). DWPD is the number of full disk writes per day (i.e., the
number of times per day the OS writes the advertised capacity’s worth of data). DWPD is typically less than
1 for read-intensive applications, and could be greater than 5 for write-intensive applications [29]. WA (write
amplification) is the ratio between the amount of data written into NAND flash memory by the controller over
the amount of data written by the host machine. Write amplification occurs because various procedures (e.g.,
garbage collection [40, 288]; and remapping-based refresh, Section 4.3) in the SSD perform additional writes in
the background. For example, when garbage collection selects a block to erase, the pages that are remapped
to a new block require background writes. Rcompress , or the compression ratio, is the ratio between the size of
the compressed data and the size of the uncompressed data, and is a function of the entropy of the stored data
and the efficiency of the compression algorithms employed in the SSD controller. In Equation 4, DWPD and
Rcompress are largely determined by the workload and data compressibility, and cannot be changed to optimize
flash lifetime. For controllers that do not implement compression, we set R compress to 1. However, the SSD
controller can trade off other parameters between one another to optimize flash lifetime. We discuss the most
salient tradeoffs next.
Tradeoff Between Write Amplification and Overprovisioning. As mentioned in Section 1.3.3, due to
the granularity mismatch between flash erase and program operations, garbage collection occasionally remaps
remaining valid pages from a selected block to a new flash block, in order to avoid block-internal fragmentation.
This remapping causes additional flash memory writes, leading to write amplification. In an SSD with more
overprovisioned capacity, the amount of write amplification decreases, as the blocks selected for garbage collection
are older and tend to have fewer valid pages. For a greedy garbage collection algorithm and a random-access
workload, the correlation between WA and OP can be calculated [62, 93], as shown in Figure 5. In an ideal SSD,
both WA and OP should be minimal, i.e., WA = 1 and OP = 0%, but in reality there is a tradeoff between these
parameters: when one increases, the other decreases. As Figure 5 shows, WA can be reduced by increasing OP,
and with an infinite amount of OP, WA converges to 1. However, the reduction of WA is smaller when OP is
large, resulting in diminishing returns.
In reality, the relationship between WA and OP is also a function of the storage space utilization of the SSD.
When the storage space is not fully utilized, many more pages are available, reducing the need to invoke garbage
collection, and thus WA can approach 1 without the need for a large amount of OP.
Tradeoff Between P/E Cycle Endurance and Overprovisioning. PEC and OP can be traded against each
other by adjusting the amount of redundancy used for error correction, such as ECC and superpage-level parity
(as discussed in Section 1.3.10). As the error correction capability increases, PEC increases because the SSD
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Fig. 5. Relationship between write amplification (WA) and the overprovisioning factor (OP). Reproduced from [15].
can tolerate the higher raw bit error rate that occurs at a higher P/E cycle count. However, this comes at a
cost of reducing the amount of space available for OP, since a stronger error correction capability requires
higher redundancy (i.e., more space). Table 1 shows the corresponding OP for four different error correction
configurations for an example SSD with 2.0 TB of advertised capacity and 2.4 TB (20% extra) of physical space. In
this table, the top two configurations use ECC-1 with a coding rate of 0.93, and the bottom two configurations
use ECC-2 with a coding rate of 0.90, which has higher redundancy than ECC-1. Thus, the ECC-2 configurations
have a lower OP than the top two. ECC-2, with its higher redundancy, can correct a greater number of raw
bit errors, which in turn increases the P/E cycle endurance of the SSD. Similarly, the two configurations with
superpage-level parity have a lower OP than configurations without superpage-level parity, as parity uses a
portion of the overprovisioned space to store the parity bits.
Table 1. Tradeoff between strength of error correction configuration and amount of SSD space left for overprovisioning.
Error Correction Configuration Overprovisioning Factor
ECC-1 (0.93), no superpage-level parity 11.6%
ECC-1 (0.93), with superpage-level parity 8.1%
ECC-2 (0.90), no superpage-level parity 8.0%
ECC-2 (0.90), with superpage-level parity 4.6%
When the ECC correction strength is increased, the amount of overprovisioning in the SSD decreases, which
in turn increases the amount of write amplification that takes place. Manufacturers must find and use the correct
tradeoff between ECC correction strength and the overprovisioning factor, based on which of the two is expected
to provide greater reliability for the target applications of the SSD.
2 NAND FLASH MEMORY BASICS
A number of underlying properties of the NAND flash memory used within the SSD affect SSD management,
performance, and reliability [9, 12, 182]. In this section, we present a primer on NAND flash memory and its
operation, to prepare the reader for understanding our further discussion on error sources (Section 3) and
mitigation mechanisms (Section 4). Recall from Section 1.1 that within each plane, flash cells are organized as
multiple 2D arrays known as flash blocks, each of which contains multiple pages of data, where a page is the
granularity at which the host reads and writes data. We first discuss how data is stored in NAND flash memory.
We then introduce the three basic operations supported by NAND flash memory: read, program, and erase.
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2.1 Storing Data in a Flash Cell
NAND flash memory stores data as the threshold voltage of each flash cell, which is made up of a floating-gate
transistor. Figure 6 shows a cross section of a floating-gate transistor. On top of a flash cell is the control gate (CG)
and below is the floating gate (FG). The floating gate is insulated on both sides, on top by an inter-poly oxide
layer and at the bottom by a tunnel oxide layer. As a result, the electrons programmed on the floating gate do not
discharge even when flash memory is powered off.
Control Gate (CG)
n+ n+Source Drain
Substrate
Floating 
Gate 
(FG)
Oxide
Oxide
Fig. 6. Flash cell (i.e., floating-gate transistor) cross section. Reproduced from [15].
For single-level cell (SLC) NAND flash, each flash cell stores a 1-bit value, and can be programmed to one of
two threshold voltage states, which we call the ER and P1 states. Multi-level cell (MLC) NAND flash stores a 2-bit
value in each cell, with four possible states (ER, P1, P2, and P3), and triple-level cell (TLC) NAND flash stores
a 3-bit value in each cell with eight possible states (ER, P1–P7). Each state represents a different value, and is
assigned a voltage window within the range of all possible threshold voltages. Due to variation across program
operations, the threshold voltage of flash cells programmed to the same state is initially distributed across this
voltage window.
Figure 7 illustrates the threshold voltage distribution of MLC (top) and TLC (bottom) NAND flash memories.
The x-axis shows the threshold voltage (Vth ), which spans a certain voltage range. The y-axis shows the probability
density of each voltage level across all flash memory cells. The threshold voltage distribution of each threshold
voltage state can be represented as a probability density curve that spans over the state’s voltage window.
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Fig. 7. Threshold voltage distribution of MLC (top) and TLC (bottom) NAND flash memory. Reproduced from [15].
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We label the distribution curve for each state with the name of the state and a corresponding bit value. Note
that some manufacturers may choose to use a different mapping of values to different states. The bit values of
adjacent states are separated by a Hamming distance of 1. We break down the bit values for MLC into the most
significant bit (MSB) and least significant bit (LSB), while TLC is broken down into the MSB, the center significant
bit (CSB), and the LSB. The boundaries between neighboring threshold voltage windows, which are labeled asVa ,
Vb , and Vc for the MLC distribution in Figure 7, are referred to as read reference voltages. These voltages are used
by the SSD controller to identify the voltage window (i.e., state) of each cell upon reading the cell.
2.2 Flash Block Design
Figure 8 shows the high-level internal organization of a NAND flash memory block. Each block contains multiple
rows of cells (typically 128–512 rows). Each row of cells is connected together by a common wordline (WL,
shown horizontally in Figure 8), typically spanning 32K–64K cells. All of the cells along the wordline are logically
combined to form a page in an SLC NAND flash memory. For an MLC NAND flash memory, the MSBs of all cells
on the same wordline are combined to form an MSB page, and the LSBs of all cells on the wordline are combined
to form an LSB page. Similarly, a TLC NAND flash memory logically combines the MSBs on each wordline to
form an MSB page, the CSBs on each wordline to form a CSB page, and the LSBs on each wordline to form an LSB
page. In MLC NAND flash memory, each flash block contains 256–1024 flash pages, each of which are typically
8–16 kB in size.
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Fig. 8. Internal organization of a flash block. Reproduced from [15].
Within a block, all cells in the same column are connected in series to form a bitline (BL, shown vertically in
Figure 8) or string. All cells in a bitline share a common ground (GND) on one end, and a common sense amplifier
(SA) on the other for reading the threshold voltage of one of the cells when decoding data. Bitline operations are
controlled by turning the ground select line (GSL) and string select line (SSL) transistor of each bitline on or off.
The SSL transistor is used to enable operations on a bitline, and the GSL transistor is used to connect the bitline
to ground during a read operation [184]. The use of a common bitline across multiple rows reduces the amount
of circuit area required for read and write operations to a block, improving storage density.
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2.3 Read Operation
Data can be read from NAND flash memory by applying read reference voltages onto the control gate of each
cell, to sense the cell’s threshold voltage. To read the value stored in a single-level cell, we need to distinguish
only the state with a bit value of 1 from the state with a bit value of 0. This requires us to use only a single read
reference voltage. Likewise, to read the LSB of a multi-level cell, we need to distinguish only the states where
the LSB value is 1 (ER and P1) from the states where the LSB value is 0 (P2 and P3), which we can do with a
single read reference voltage (Vb in the top half of Figure 7). To read the MSB page, we need to distinguish the
states with an MSB value of 1 (ER and P3) from those with an MSB value of 0 (P1 and P2). Therefore, we need to
determine whether the threshold voltage of the cell falls between Va and Vc , requiring us to apply each of these
two read reference voltages (which can require up to two consecutive read operations) to determine the MSB.
Reading data from a triple-level cell is similar to the data read procedure for a multi-level cell. Reading the LSB
for TLC again requires applying only a single read reference voltage (Vd in the bottom half of Figure 7). Reading
the CSB requires two read reference voltages to be applied, and reading the MSB requires four read reference
voltages to be applied.
As Figure 8 shows, cells from multiple wordlines (WL in the figure) are connected in series on a shared bitline
(BL) to the sense amplifier, which drives the value that is being read from the block onto the memory channel for
the plane. In order to read from a single cell on the bitline, all of the other cells (i.e., unread cells) on the same
bitline must be switched on to allow the value that is being read to propagate through to the sense amplifier. The
NAND flash memory achieves this by applying the pass-through voltage onto the wordlines of the unread cells,
as shown in Figure 9a. When the pass-through voltage (i.e., the maximum possible threshold voltage Vpass ) is
applied to a flash cell, the source and the drain of the cell transistor are connected, regardless of the voltage of
the floating gate. Modern flash memories guarantee that all unread cells are passed through to minimize errors
during the read operation [21].
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Fig. 9. Voltages applied to flash cell transistors on a bitline to perform (a) read, (b) program, and (c) erase operations.
Reproduced from [15].
2.4 Program and Erase Operations
The threshold voltage of a floating-gate transistor is controlled through the injection and ejection of electrons
through the tunnel oxide of the transistor, which is enabled by the Fowler–Nordheim (FN) tunneling effect [9, 69,
17
216]. The tunneling current (JFN ) [12, 216] can be modeled as:
JFN = αFN E
2
oxe
−βFN /Eox (6)
In Equation 6, αFN and βFN are constants, and Eox is the electric field strength in the tunnel oxide. As Equation 6
shows, JFN is exponentially correlated with Eox .
During a program operation, electrons are injected into the floating gate of the flash cell from the substrate
when applying a high positive voltage to the control gate (see Figure 6 for a diagram of the flash cell). The
pass-through voltage is applied to all of the other cells on the same bitline as the cell that is being programmed as
shown in Figure 9b. When data is programmed, charge is transferred into the floating gate through FN tunneling
by repeatedly pulsing the programming voltage, in a procedure known as incremental step-pulse programming
(ISPP) [9, 182, 253, 267]. During ISPP, a high programming voltage (Vproдram ) is applied for a very short period,
which we refer to as a step-pulse. ISPP then verifies the current voltage of the cell using the voltage Vver if y .
ISPP repeats the process of applying a step-pulse and verifying the voltage until the cell reaches the desired
target voltage. In the modern all-bitline NAND flash memory, all flash cells in a single wordline are programmed
concurrently. During programming, when a cell along the wordline reaches its target voltage but other cells have
yet to reach their target voltage, ISPP inhibits programming pulses to the cell by turning off the SSL transistor of
the cell’s bitline.
In SLC NAND flash and older MLC NAND flash, one-shot programming is used, where all of the ISPP step-
pulses required to program a cell are applied back to back until all cells in the wordline are fully programmed.
One-shot programming does not interleave the program operations to a wordline with the program operations to
another wordline. In newer MLC NAND flash, the lack of interleaving between program operations can introduce
a significant amount of cell-to-cell program interference on the cells of immediately-adjacent wordlines (see
Section 3.3).
To reduce the impact of program interference, the controller employs two-step programming for sub-40 nm
MLC NAND flash [23, 209]: it first programs the LSBs into the erased cells of an unprogrammed wordline,
and then programs the MSBs of the cells using a separate program operation [17, 20, 207, 209]. Between the
programming of the LSBs and the MSBs, the controller programs the LSBs of the cells in the wordline immediately
above [17, 20, 207, 209]. Figure 10 illustrates the two-step programming algorithm. In the first step, a flash cell is
partially programmed based on its LSB value, either staying in the ER state if the LSB value is 1, or moving to a
temporary state (TP) if the LSB value is 0. The TP state has a mean voltage that falls between states P1 and P2. In
the second step, the LSB data is first read back into an internal buffer register within the flash chip to determine
the cell’s current threshold voltage state, and then further programming pulses are applied based on the MSB
data to increase the cell’s threshold voltage to fall within the voltage window of its final state. Programming in
MLC NAND flash is discussed in detail in [17] and [20].
TLC NAND flash takes a similar approach to the two-step programming of MLC, with a mechanism known as
foggy-fine programming [156], which is illustrated in Figure 11. The flash cell is first partially programmed based
on its LSB value, using a binary programming step in which very large ISPP step-pulses are used to significantly
increase the voltage level. Then, the flash cell is partially programmed again based on its CSB and MSB values
to a new set of temporary states (these steps are referred to as foggy programming, which uses smaller ISPP
step-pulses than binary programming). Due to the higher potential for errors during TLC programming as a
result of the narrower voltage windows, all of the programmed bit values are buffered after the binary and foggy
programming steps into SLC buffers that are reserved in each chip/plane. Finally, fine programming takes place,
where these bit values are read from the SLC buffers, and the smallest ISPP step-pulses are applied to set each cell
to its final threshold voltage state. The purpose of this last fine programming step is to fine tune the threshold
voltage such that the threshold voltage distributions are tightened (bottom of Figure 11).
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Though programming sets a flash cell to a specific threshold voltage using programming pulses, the voltage of
the cell can drift over time after programming. When no external voltage is applied to any of the electrodes (i.e.,
CG, source, and drain) of a flash cell, an electric field still exists between the FG and the substrate, generated by
the charge present in the FG. This is called the intrinsic electric field [12], and it generates stress-induced leakage
current (SILC) [9, 60, 200], a weak tunneling current that leaks charge away from the FG. As a result, the voltage
that a cell is programmed to may not be the same as the voltage read for that cell at a subsequent time.
In NAND flash, a cell can be reprogrammed with new data only after the existing data in the cell is erased. This
is because ISPP can only increase the voltage of the cell. The erase operation resets the threshold voltage state of
all cells in the flash block to the ER state. During an erase operation, electrons are ejected from the FG of the flash
cell into the substrate by inducing a high negative voltage on the cell transistor. The negative voltage is induced
by setting the CG of the transistor to GND, and biasing the transistor body (i.e., the substrate) to a high voltage
(Verase ), as shown in Figure 9c. Because all cells in a flash block share a common transistor substrate (i.e., the
bodies of all transistors in the block are connected together), a flash block must be erased in its entirety [184].
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3 NAND FLASH ERROR CHARACTERIZATION
Each block in NAND flash memory is used in a cyclic fashion, as is illustrated by the observed raw bit error rates
seen over the lifetime of a flash memory block in Figure 12. At the beginning of a cycle, known as a program/erase
(P/E) cycle, an erased block is opened (i.e., selected for programming). Data is then programmed into the open
block one page at a time. After all of the pages are programmed, the block is closed, and none of the pages can be
reprogrammed until the whole block is erased. At any point before erasing, read operations can be performed on
a valid programmed page (i.e., a page containing data that has not been modified by the host). A page is marked
as invalid when the data stored at that page’s logical address by the host is modified. As ISPP can only inject more
charge into the floating gate but cannot remove charge from the gate, it is not possible to modify data to a new
arbitrary value in place within existing NAND flash memories. Once the block is erased, the P/E cycling behavior
repeats until the block is worn out (i.e., the block can no longer avoid data loss over the course of the minimum
data retention period guaranteed by the manufacturer). Although the 5x-nm (i.e., 50–59 nm) generation of MLC
NAND flash could endure ~10,000 P/E cycles per block before being worn out, modern 1x-nm (i.e., 15–19 nm) MLC
and TLC NAND flash can endure only ~3,000 and ~1,000 P/E cycles per block, respectively [136, 168, 212, 294].
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Fig. 12. Pictorial depiction of errors accumulating within a NAND flash block as P/E cycle count increases. Reproduced from
[15].
As shown in Figure 12, several different types of errors can be introduced at any point during the P/E cycling
process: P/E cycling errors, program errors, errors due to cell-to-cell program interference, data retention errors,
and errors due to read disturb. As discussed in Section 2.1, the threshold voltage of flash cells programmed to
the same state is distributed across a voltage window due to variation across program operations and across
different flash cells. Several types of errors introduced during the P/E cycling process, such as data retention
and read disturb, cause the threshold voltage distribution of each state to shift and widen. Due to the shift and
widening, the tails of the distributions of each state can enter the margin that originally existed between each of
the two neighboring states’ distributions. Thus, the threshold voltage distributions of different states can start
overlapping, as shown in Figure 13. When the distributions overlap with each other, the read reference voltages
can no longer correctly identify the state of some flash cells in the overlapping region, leading to raw bit errors
during a read operation.
In this section, we discuss the causes of each type of error in detail, and characterize the impact that each
error type has on the amount of raw bit errors occurring within NAND flash memory. We use an FPGA-based
testing platform [18] to characterize state-of-the-art TLC NAND flash chips. We use the read-retry operation
present in NAND flash devices to accurately read the cell threshold voltage [20–23, 29, 31, 70, 162, 208] (for
a detailed description of the read-retry operation, see Section 4.4). As absolute threshold voltage values are
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Fig. 13. Threshold voltage distribution shifts and widening can cause the distributions of two neighboring states to overlap
with each other (compare to Figure 7), leading to read errors. Reproduced from [15].
proprietary information to flash vendors, we present our results using normalized voltages, where the nominal
maximum value of Vth is equal to 512 in our normalized scale, and where 0 represents GND. We also describe
characterization results and observations for MLC NAND flash chips. These MLC NAND results are taken from
our prior works [14, 17, 19–23, 29–31, 162], which provide more detailed error characterization results and
analyses. To our knowledge, this paper provides the first experimental characterization and analysis of errors in
real TLC NAND flash memory chips.
We later discuss mitigation techniques for these flash memory errors in Section 4, and provide procedures to
recover in the event of data loss in Section 5.
3.1 P/E Cycling Errors
A P/E cycling error occurs when either (1) an erase operation fails to reset a cell to the ER state; or (2) when
a program operation fails to set the cell to the desired target state. P/E cycling errors occur because electrons
become trapped in the tunnel oxide after stress from repeated P/E cycles. Errors due to such electron trapping
(which we refer to as P/E cycling noise) continue to accumulate over the lifetime of a NAND flash block. This
behavior is called wearout, and it refers to the phenomenon where, as more writes are performed to a block, there
are a greater number of raw bit errors that must be corrected, exhausting more of the fixed error correction
capability of the ECC (see Section 1.3.7).
Figure 14 shows the threshold voltage distribution of TLC NAND flash memory after 0 P/E cycles and after
3,000 P/E cycles, without any retention or read disturb errors present (which we ensure by reading the data
immediately after programming). The mean and standard deviation of each state’s distribution are provided in
Table 5 in the Appendix (for other P/E cycle counts as well). We make two observations from the two distributions.
First, as the P/E cycle count increases, each state’s threshold voltage distribution systematically (1) shifts to the
right and (2) becomes wider. Second, the amount of the shift is greater for lower-voltage states (e.g., the ER and
P1 states) than it is for higher-voltage states (e.g., the P7 state).
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Fig. 14. Threshold voltage distribution of TLC NAND flash memory after 0 P/E cycles and 3,000 P/E cycles. Reproduced from
[15].
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The threshold voltage distribution shift occurs because as more P/E cycles take place, the quality of the tunnel
oxide degrades, allowing electrons to tunnel through the oxide more easily [186]. As a result, if the same ISPP
conditions (e.g., programming voltage, step-pulse size, program time) are applied throughout the lifetime of
the NAND flash memory, more electrons are injected during programming as a flash memory block wears out,
leading to higher threshold voltages, i.e., the right shift of the distribution. The distribution of each state widens
due to the process variation present in (1) the wearout process, and (2) the cell’s structural characteristics. As the
distribution of each voltage state widens, more overlap occurs between neighboring distributions, making it less
likely for a read reference voltage to determine the correct value of the cells in the overlapping regions, which
leads to a greater number of raw bit errors.
The threshold voltage distribution trends we observe here for TLC NAND flash memory trends are similar
to trends observed previously for MLC NAND flash memory [19, 20, 162, 212], although the MLC NAND flash
characterizations reported in past studies span up to a larger P/E cycle count than the TLC experiments due to
the greater endurance of MLC NAND flash memory. More findings on the nature of wearout and the impact of
wearout on NAND flash memory errors and lifetime can be found in our prior work [14, 19, 20, 162].
3.2 Program Errors
Program errors occur when data read directly from the NAND flash array contains errors, and the erroneous
values are used to program the new data. Program errors occur in two major cases: (1) partial programming
during two-step or foggy-fine programming, and (2) copyback (i.e., when data is copied inside the NAND flash
memory during a maintenance operation) [94]. During two-step programming for MLC NAND flash memory (see
Figure 10), in between the LSB and MSB programming steps of a cell, threshold voltage shifts can occur on the
partially-programmed cell. These shifts occur because several other read and program operations to cells in other
pages within the same block may take place, causing interference to the partially-programmed cell. Figure 15
illustrates how the threshold distribution of the ER state widens and shifts to the right after the LSB value is
programmed (step 1 in the figure). The widening and shifting of the distribution causes some cells that were
originally partially programmed to the ER state (with an LSB value of 1) to be misread as being in the TP state
(with an LSB value of 0) during the second programming step (step 2 in the figure). As shown in Figure 15, the
misread LSB value leads to a program error when the final cell threshold voltage is programmed [17, 162, 212].
Some cells that should have been programmed to the P1 state (representing the value 01) are instead programmed
to the P2 state (with the value 00), and some cells that should have been programmed to the ER state (representing
the value 11) are instead programmed to the P3 state (with the value 10).
The incorrect values that are read before the second programming step are not corrected by ECC, as they
are read directly inside the NAND flash array, without involving the controller (where the ECC engine resides).
Similarly, during foggy-fine programming for TLC NAND flash (see Figure 11), the data may be read incorrectly
from the SLC buffers used to store the contents of partially-programmed wordlines, leading to errors during the
fine programming step. Program errors occur during copyback [94] when valid data is read out from a block
during maintenance operations (e.g., a block about to be garbage collected) and reprogrammed into a new block,
as copyback operations do not go through the SSD controller.
Program errors that occur during partial programming predominantly shift data from lower-voltage states to
higher-voltage states. For example, in MLC NAND flash, program errors predominantly shift data that should be
in the ER state (11) into the P3 state (10), or data that should be in the P1 state (01) into the P2 state (00) [17]. This
occurs because MSB programming can only increase (and not reduce) the threshold voltage of the cell from its
partially-programmed voltage (and thus cannot move a multi-level cell that should be in the P3 state into the
ER state, or one that should be in the P2 state into the P1 state). TLC NAND flash is much less susceptible to
program errors than MLC NAND flash, as the data read from the SLC buffers in TLC NAND flash has a much
lower error rate than data read from a partially-programmed MLC NAND flash wordline [242].
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Fig. 15. Impact of program errors during two-step programming on cell threshold voltage distribution. Reproduced from [15].
From a rigorous experimental characterization of modern MLC NAND flash memory chips [17], we find
that program errors occur primarily due to two types of errors affecting the partially-programmed data. First,
cell-to-cell program interference (Section 3.3) on a partially-programmed wordline is no longer negligible in
newer NAND flash memory compared to older NAND flash memory, due to manufacturing process scaling. As
flash cells become smaller and are placed closer to each other, cells in partially-programmed wordlines become
more susceptible to bit flips. Second, partially-programmed cells are more susceptible to read disturb errors than
fully-programmed cells (Section 3.5), as the threshold voltages stored in these cells are no more than approximately
half of Vpass [17], and cells with lower threshold voltages are more likely to experience read disturb errors.
More findings on the nature of program errors and the impact of program errors on NAND flash memory
lifetime can be found in our prior work [17, 162].
3.3 Cell-to-Cell Program Interference Errors
Program interference refers to the phenomenon where the programming of a flash cell induces errors on adjacent
flash cells within a flash block [23, 31, 58, 75, 151]. The interference occurs due to parasitic capacitance coupling
between these cells. As a result, when the threshold voltage of an adjacent flash cell increases, the threshold
voltage of the victim cell increases as well. The unintended threshold voltage shifts can eventually move a cell
into a different state than the one it was originally programmed to, leading to a bit error.
We have shown, based on our experimental analysis of modern MLC NAND flash memory chips, that the
threshold voltage change of the victim cell can be accurately modeled as a linear combination of the threshold
voltage changes of the adjacent cells when they are programmed, using linear regression with least-square-
error estimation [23, 31]. The cells that are physically located immediately next to the victim cell (called the
immediately-adjacent cells) are the major contributors to the cell-to-cell interference of a victim cell [23]. Figure 16
shows the eight immediately-adjacent cells for a victim cell in 2D planar NAND flash memory.
The amount of interference that program operations to the immediately-adjacent cells can induce on the victim
cell is expressed as:
∆Vvict im =
∑
X
KX∆VX (7)
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Fig. 16. Immediately-adjacent cells that can induce program interference on a victim cell that is on wordline N and bitline M.
Reproduced from [15].
where ∆Vvict im is the change in voltage of the victim cell due to cell-to-cell program interference, KX is the
coupling coefficient between cell X and the victim cell, and ∆VX is the threshold voltage change of cell X during
programming. Table 2 lists the coupling coefficients for both 2y-nm and 1x-nmNAND flash memory.Wemake two
key observations from Table 2. First, we observe that the coupling coefficient is greatest for wordline neighbors
(i.e., immediately-adjacent cells on the same bitline, but on a neighboring wordline) [23]. The coupling coefficient
is directly related to the effective capacitance C between cell X and the victim cell, which can be calculated as:
C = εS/d (8)
where ε is the permittivity, S is the effective cell area of cell X that faces the victim cell, and d is the distance
between the cells. Of the immediately-adjacent cells, the wordline neighbor cells have the greatest coupling
capacitance with the victim cell, as they likely have a large effective facing area to, and a small distance from, the
victim cell compared to other surrounding cells. Second, we observe that the coupling coefficient grows as the
feature size decreases [23, 31]. As NAND flash memory process technology scales down to smaller feature sizes,
cells become smaller and get closer to each other, which increases the effective capacitance between them. As a
result, at smaller feature sizes, it is easier for an immediately-adjacent cell to induce program interference on
a victim cell. We conclude that (1) the program interference an immediately-adjacent cell induces on a victim
cell is primarily determined by the distance between the cells and the immediately-adjacent cell’s effective area
facing the victim cell; and (2) the wordline neighbor cell causes the highest such interference, based on empirical
measurements.
Table 2. Coupling coefficients for immediately-adjacent cells.
Process Wordline Bitline Diagonal
Technology Neighbor Neighbor Neighbor
2y-nm 0.060 0.032 0.012
1x-nm 0.110 0.055 0.020
Due to the order of program operations performed in NAND flash memory, many immediately-adjacent cells
do not end up inducing interference after a victim cell is fully programmed (i.e., once the victim cell is at its target
voltage). In modern all-bitline NAND flash memory, all flash cells on the same wordline are programmed at the
same time, and wordlines are fully programmed sequentially (i.e., the cells on wordline i are fully programmed
before the cells on wordline i + 1). As a result, an immediately-adjacent cell on the wordline below the victim cell
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or on the same wordline as the victim cell does not induce program interference on a fully-programmed victim
cell. Therefore, the major source of program interference on a fully-programmed victim cell is the programming
of the wordline immediately above it.
Figure 17 shows how the threshold voltage distribution of a victim cell shifts when different values are
programmed onto its immediately-adjacent cells in the wordline above the victim cell for MLC NAND flash, when
one-shot programming is used. The amount by which the victim cell distribution shifts is directly correlated with
the number of programming step-pulses applied to the immediately-adjacent cell. That is, when an immediately-
adjacent cell is programmed to a higher-voltage state (which requires more step-pulses for programming), the
victim cell distribution shifts further to the right [23]. When an immediately-adjacent cell is set to the ER state,
no step-pulses are applied, as an unprogrammed cell is already in the ER state. Thus, no interference takes place.
Note that the amount by which a fully-programmed victim cell distribution shifts is different when two-step
programming is used, as a fully-programmed cell experiences interference from only one of the two programming
steps of a neighboring wordline [17].
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Fig. 17. Impact of cell-to-cell program interference on a victim cell during one-shot programming, depending on the value its
neighboring cell is programmed to. Reproduced from [15].
More findings on the nature of cell-to-cell program interference and the impact of cell-to-cell program
interference on NAND flash memory errors and lifetime can be found in our prior work [14, 17, 23, 31].
3.4 Data Retention Errors
Retention errors are caused by charge leakage over time after a flash cell is programmed, and are the dominant
source of flash memory errors, as demonstrated previously [19, 22, 29, 30, 182, 256]. As flash memory process
technology scales to smaller feature sizes, the capacitance of a flash cell, and the number of electrons stored on it,
decreases. State-of-the-art (i.e., 1x-nm) MLC flash memory cells can store only ~100 electrons [294]. Gaining or
losing several electrons on a cell can significantly change the cell’s voltage level and eventually alter its state.
Charge leakage is caused by the unavoidable trapping of charge in the tunnel oxide [22, 150]. The amount of
trapped charge increases with the electrical stress induced by repeated program and erase operations, which
degrade the insulating property of the oxide.
Two failure mechanisms of the tunnel oxide lead to retention loss. Trap-assisted tunneling (TAT) occurs because
the trapped charge forms an electrical tunnel, which exacerbates the weak tunneling current, SILC (see Section 2.4).
As a result of this TAT effect, the electrons present in the floating gate (FG) leak away much faster through the
intrinsic electric field. Hence, the threshold voltage of the flash cell decreases over time. As the flash cell wears out
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with increasing P/E cycles, the amount of trapped charge also increases [22, 150], and so does the TAT effect. At
high P/E cycles, the amount of trapped charge is large enough to form percolation paths that significantly hamper
the insulating properties of the gate dielectric [22, 60], resulting in retention failure. Charge detrapping, where
charge previously trapped in the tunnel oxide is freed spontaneously, can also occur over time [22, 60, 150, 285].
The charge polarity can be either negative (i.e., electrons) or positive (i.e., holes). Hence, charge detrapping can
either decrease or increase the threshold voltage of a flash cell, depending on the polarity of the detrapped charge.
Figure 18 illustrates how the voltage distribution shifts for data we program into TLC NAND flash, as the data
sits untouched over a period of one day, one month, and one year. The mean and standard deviation are provided
in Table 6 in the Appendix (which includes data for other retention ages as well). These results are obtained from
real flash memory chips we tested. We distill three major findings from these results, which are similar to our
previously reported findings for retention behavior on MLC NAND flash memory [22].
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Fig. 18. Threshold voltage distribution for TLC NAND flash memory after one day, one month, and one year of retention
time. Reproduced from [15].
First, as the retention age (i.e., the length of time after programming) of the data increases, the threshold voltage
distributions of the higher-voltage states shift to lower voltages, while the threshold voltage distributions of
the lower-voltage states shift to higher voltages. As the intrinsic electric field strength is higher for the cells
in higher-voltage states, TAT is the dominant failure mechanism for these cells, which can only decrease the
threshold voltage, as the resulting SILC can flow only in the direction of the intrinsic electric field generated by
the electrons in the FG. Cells at the lowest-voltage states, where the intrinsic electric field strength is low, do not
experience high TAT, and instead contain many holes (i.e., positive charge) that leak away as the retention age
grows, leading to increase in threshold voltage.
Second, the threshold voltage distribution of each state becomes wider with retention age. Charge detrapping
can cause cells to shift in either direction (i.e., toward lower or higher voltages), contributing to the widening of
the distribution. The rate at which TAT occurs can also vary from cell to cell, as a result of process variation,
which further widens the distribution.
Third, the threshold voltage distributions of higher-voltage states shift by a larger amount than the distributions
of lower-voltage states. This is again a result of TAT. Cells at higher-voltage states have greater intrinsic electric
field intensity, which leads to larger SILC. A cell where the SILC is larger experiences a greater drop in its
threshold voltage than a cell where the SILC is smaller.
More findings on the nature of data retention and the impact of data retention behavior on NAND flash memory
errors and lifetime can be found in our prior work [14, 19, 22, 29, 30].
3.5 Read Disturb Errors
Read disturb is a phenomenon in NAND flash memory where reading data from a flash cell can cause the threshold
voltages of other (unread) cells in the same block to shift to a higher value [19, 21, 58, 75, 182, 206, 254]. While a
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single threshold voltage shift is small, such shifts can accumulate over time, eventually becoming large enough
to alter the state of some cells and hence generate read disturb errors.
The failure mechanism of a read disturb error is similar to the mechanism of a normal program operation. A
program operation applies a high programming voltage (e.g., +15V) to the cell to change the cell’s threshold
voltage to the desired range. Similarly, a read operation applies a high pass-through voltage (e.g., +6V) to all other
cells that share the same bitline with the cell that is being read. Although the pass-through voltage is not as high
as the programming voltage, it still generates a weak programming effect on the cells it is applied to [21], which
can unintentionally change these cells’ threshold voltages.
Figure 19 shows how read disturb errors impact threshold voltage distributions in real TLC NAND flash
memory chips. We use blocks that have endured 2,000 P/E cycles, and we experimentally study the impact of
read disturb on a single wordline in each block. We then read from a second wordline in the same block 1, 10K,
and 100K times to induce different levels of read disturb. The mean and standard deviation of each distribution
are provided in Table 7 in the Appendix. We derive three major findings from these results, which are similar to
our previous findings for read disturb behavior in MLC NAND flash memory [21].
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Fig. 19. Threshold voltage distribution for TLC NAND flash memory after 1, 10K, and 100K read disturb operations. Repro-
duced from [15].
First, as the read disturb count increases, the threshold voltages increase (i.e., the voltage distribution shifts to
the right). In particular, we find that the distribution shifts are greater for lower-voltage states, indicating that
read disturb impacts cells in the ER and P1 states the most. This is because we apply the same pass-through
voltage (Vpass ) to all unread cells during a read operation, regardless of the threshold voltages of the cells. A lower
threshold voltage on a cell induces a larger voltage difference (Vpass −Vth ) through the tunnel oxide layer of
the cell, and in turn generates a stronger tunneling current, making the cell more vulnerable to read disturb (as
described in detail in our prior work [21]).
Second, cells whose threshold voltages are closer to the point at which the voltage distributions of the ER and
P1 states intersect are more vulnerable to read disturb errors. This is because process variation causes different
cells to have different degrees of vulnerability to read disturb. We find that cells that are prone to read disturb end
up at the right tail of the threshold voltage distribution of the ER state, as these cells’ threshold voltages increase
more rapidly, and that cells that are relatively resistant to read disturb end up at the left tail of the threshold
voltage distribution of the P1 state, as their threshold voltages increase more slowly. We can exploit this divergent
behavior of cells that end up at the left and right distribution tails to perform error recovery in the event of an
uncorrectable error, as we discuss in Section 5.4.
Third, unlike with the other states, the threshold voltages of the cells at the left tail of the highest-voltage
state (P7) in TLC NAND flash memory actually decreases as the read disturb count increases. This occurs for
two reasons: (1) applying Vpass causes electrons to move from the floating gate to the control gate for a cell at
high voltage (i.e., a cell containing a large number of electrons), thus reducing its threshold voltage [21, 289];
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and (2) some retention time elapses while we sweep the voltages during our read disturb experiments, inducing
trap-assisted tunneling (see Section 3.4) and leading to retention errors that decrease the voltage.
More findings on the nature of read disturb and the impact of read disturb on NAND flash memory errors and
lifetime can be found in our prior work [21].
3.6 Large-Scale Studies on SSD Errors
The error characterization studies we have discussed so far examine the susceptibility of real NAND flash memory
devices to specific error sources, by conducting controlled experiments on individual flash devices in controlled
environments. To examine the aggregate effect of these error sources on flash devices that operate in the field,
several recent studies have analyzed the reliability of SSDs deployed at a large scale (e.g., hundreds of thousands
of SSDs) in production data centers [174, 199, 233]. Unlike the controlled low-level error characterization studies
discussed in Sections 3.1 through 3.5, these large-scale studies analyze the observed errors and error rates in
an uncontrolled manner, i.e., based on real data center workloads operating at field conditions (as opposed to
carefully controlling access patterns and operating conditions). As such, these large-scale studies can study
flash memory behavior and reliability using only a black-box approach, where they are able to access only the
registers used by the SSD to record select statistics. Because of this, their conclusions are usually correlational
in nature, as opposed to identifying the underlying causes behind the observations. On the other hand, these
studies incorporate the effects of a real system, including the system software stack and real workloads [174] and
real operational conditions in data centers, on the flash memory devices, which is not present in the controlled
small-scale studies.
These recent large-scale studies have made a number of observations across large sets of SSDs employed in the
data centers of large internet companies: Facebook [174], Google [233], and Microsoft [199]. We highlight six key
observations from these studies about the SSD failure rate, which is the fraction of SSDs that have experienced at
least one uncorrectable error.
First, the number of uncorrectable errors observed varies significantly for each SSD. Figure 20 shows the
distribution of uncorrectable errors per SSD across a large set of SSDs used by Facebook. The distributions are
grouped into six different platforms that are deployed in Facebook’s data center.2 For every platform, we observe
that the top 10% of SSDs, when sorted by their uncorrectable error count, account for over 80% of the total
uncorrectable errors observed across all SSDs for that platform. We find that the distribution of uncorrectable
errors across all SSDs belonging to a platform follows a Weibull distribution, which we show using a solid black
line in Figure 20.
Second, the SSD failure rate does not increase monotonically with the P/E cycle count. Instead, we observe
several distinct periods of reliability, as illustrated pictorially and abstractly in Figure 21, which is based on data
obtained from analyzing errors in SSDs used in Facebook’s data centers [174]. The failure rate increases when
the SSDs are relatively new (shown as the early detection period in Figure 21), as the SSD controller identifies
unreliable NAND flash cells during the initial read and write operations to the devices and removes them from
the address space (see Section 1.3.9). As the SSDs are used more, they enter the early failure period, where failures
are less likely to occur. When the SSDs approach the end of their lifetime (useful life/wearout in the figure), the
failure rate increases again, as more cells become unreliable due to wearout. Figure 22 shows how the measured
failure rate changes as more writes are performed to the SSDs (i.e., how real data collected from Facebook’s SSDs
corresponds to the pictorial depiction in Figure 21) for the same six platforms shown in Figure 20. We observe
that the failure rates in each platform exhibit the distinct periods that are illustrated in Figure 21. For example,
let us consider the SSDs in Platforms A and B, which have more data written to their cells than SSDs in other
2Each platform has a different combination of SSDs, host controller interfaces, and workloads. The six platforms are described in detail
in [174].
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Fig. 20. Distribution of uncorrectable errors across SSDs used in Facebook’s data centers. Reproduced from [174].
platforms. We observe from Figure 22 that for SSDs in Platform A, there is an 81.7% increase from the failure rate
during the early detection period to the failure rate during the wearout period [174].
Fig. 21. Pictorial and abstract depiction of the pattern of SSD failure rates observed in real SSDs operating in a modern data
center. An SSD fails at different rates during distinct periods throughout the SSD lifetime. Reproduced from [174].
Third, the raw bit error rate grows with the age of the device even if the P/E cycle count is held constant,
indicating that mechanisms such as silicon aging likely contribute to the error rate [199].
Fourth, the observed failure rate of SSDs has been noted to be significantly higher than the failure rates
specified by the manufacturers [233].
Fifth, higher operating temperatures can lead to higher failure rates, but modern SSDs employ throttling
techniques that reduce the access rates to the underlying flash chips, which can greatly reduce the negative
reliability impact of higher temperatures [174]. For example, Figure 23 shows the SSD failure rate as the SSD
operating temperature varies, for SSDs from the same six platforms shown in Figure 20 [174]. We observe that
at an operating temperature range of 30–40 ◦C, SSDs either (1) have similar failure rates across the different
temperatures, or (2) experience slight increases in the failure rate as the temperature increases. As the temperature
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directly to flash cells), cells are read, programmed, and erased,
and unreliable cells are identified by the SSD controller, re-
sulting in an initially high failure rate among devices. Figure 4
pictorially illustrates the lifecycle failure pattern we observe,
which is quantified by Figure 5.
Figure 5 plots how the failure rate of SSDs varies with the
amount of data written to the flash cells. We have grouped
the platforms based on the individual capacity of their SSDs.
Notice that across most platforms, the failure rate is low when
little data is written to flash cells. It then increases at first
(corresponding to the early detection period, region 1 in the
figures), and decreases next (corresponding to the early failure
period, region 2 in the figures). Finally, the error rate gener-
ally increases for the remainder of the SSD’s lifetime (corre-
sponding to the useful life and wearout periods, region 3 in
the figures). An obvious outlier for this trend is Platform C –
in Section 5, we observe that some external characteristics of
this platform lead to its atypical lifecycle failure pattern.
Note that different platforms are in different stages in their
lifecycle depending on the amount of data written to flash
cells. For example, SSDs in Platforms D and F, which have
the least amount of data written to flash cells on average, are
mainly in the early detection or early failure periods. On the
other hand, SSDs in older Platforms A and B, which have
more data written to flash cells, span all stages of the lifecycle
failure pattern (depicted in Figure 4). For SSDs in Platform
A, we observe up to an 81.7% difference between the failure
rates of SSDs in the early detection period and SSDs in the
wearout period of the lifecycle.
As explained before and as depicted in Figure 4, the lifecy-
cle failure rates we observe with the amount of data written
to flash cells does not follow the conventional bathtub curve.
In particular, the new early detection period we observe across
the large number of devices leads us to investigate why this
“early detection period” behavior exists. Recall that the early
detection period refers to failure rate increasing early in life-
time (i.e., when a small amount of data is written to the SSD).
After the early detection period, failure rate starts decreasing.
We hypothesize that this non-monotonic error rate behav-
ior during and after the early detection period can be ac-
counted for by a two-pool model of flash blocks: one pool
of blocks, called the weaker pool, consists of cells whose error
rate increases much faster than the other pool of blocks, called
the stronger pool. The weaker pool quickly generates uncor-
rectable errors (leading to increasing failure rates observed in
the early detection period as these blocks keep failing). The
cells comprising this pool ultimately fail and are taken out of
use early by the SSD controller. As the blocks in the weaker
pool are exhausted, the overall error rate starts decreasing (as
we observe after the end of what we call the early detection
period) and it continues to decrease until the more durable
blocks in the stronger pool start to wear out due to typical
use.
We notice a general increase in the duration of the lifecycle
periods (in terms of data written) for SSDs with larger capac-
ities. For example, while the early detection period ends after
around 3 TB of data written for 720 GB and 1.2TB SSDs (in
Platforms A, B, C, and D), it ends after around 10 TB of data
written for 3.2 TB SSDs (in Platforms E and F). Similarly, the
early failure period ends after around 15 TB of data written
for 720 GB SSDs (in Platforms A and B), 28 TB for 1.2 TB
SSDs (in Platforms C and D), and 75 TB for 3.2 TB SSDs (in
Platforms E and F). This is likely due to the more flexibility
a higher-capacity SSD has in reducing wear across a larger
number of flash cells.
4.2 Data Read from Flash Cells
Similar to data written, our framework allows us to measure
the amount of data directly read from flash cells over each
SSD’s lifetime. Prior works in controlled environments have
shown that errors can be induced due to read-based access
patterns [5, 32, 6, 8]. We are interested in understanding how
prevalent this effect is across the SSDs we examine.
Figure 6 plots how failure rate of SSDs varies with the
amount of data read from flash cells. For most platforms (i.e.,
A, B, C, and F), the failure rate trends we see in Figure 6 are
similar to those we observed in Figure 5. We find this similar-
ity when the average amount of data written to flash cells by
SSDs in a platform is more than the average amount of data
read from the flash cells. Platforms A, B, C, and F show this
behavior.2
2Though Platform B has a set of SSDs with a large amount of
data read, the average amount of data read across all SSDs in
this platform is less than the average amount of data written.
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Figure 5: SSD failure rate vs. the amount of data written to flash cells. SSDs go through several distinct
phases throughout their life: increasing failure rates during early detection of less reliable cells (1), decreasing
failure rates during early cell failure and subsequent removal (2), and eventually increasing error rates during
cell wearout (3).
directly to flash cells), cells are read, programmed, an erased,
and u reliable ce ls are identifi d by the SSD controller, r -
sulting in an initially high failure rat among devices. Figure 4
pictor ally il ustrates th lifecycl fai ure pattern we observe,
which is quantified by Figure 5.
Figure 5 plots h w the failure rat of SSDs varies with the
amount of data written o the flash cells. We have grouped
the platforms based on the individual capa ity of their SSDs.
Notice that across mo t pla forms, the failure rat is low when
little data is written o flash cells. It then increases t firs
(corresponding to the early detection period, region 1 i the
figures), and decreases next (corresponding to the early fai ure
period, region 2 i the figures). Finally, the error ate gener-
ally increases for the remainder of the SSD’s lifetim (corre-
sponding to the useful li e and wearout periods, region 3 i
the figures). An obvious outlier for this trend is Platform C –
in Section 5, we obs rve that some ext rnal ch racte istics of
this platform lead to its atypical l fecycl fai ure pattern.
Note that different pla forms are in different stages in their
lifecycl depending o the amount of data written to flash
cells. For example, SSDs in Platforms D and F, which ave
the least amount of data written o flash cells on average, re
mainly i the early detection or early failure pe iods. On the
other hand, SSDs in older Platforms A and B, which ave
more data written o flash cells, span all st ges of the lifecycl
failure pattern (depict d in Figure 4). For SSDs in Platform
A, we observe up to an 81.7% difference betwe n the failure
rates of SSDs in the early detection period an SSDs in the
wearout period of the lifecycl .
As explained before and s epict d in Figure 4, the lifecy-
cle failure rat s we observe with the amount of data written
to flash cells does not follow the conventional bathtub curve.
In particular, the new early detection period we obs rve across
the large number of devices leads us to investigate why this
“early detection period” behavior exists. Recall that e early
detection period efers to failure rat increasing early in life-
time (i.e., when a sm ll amount f data is wr tten o the SSD).
After th early detection period, failure rat start decreasing.
We hypothesize that is non-m ot ic error ate behav-
ior du ing a d fter the early detection period can be ac-
counted for by a two-pool m del of flash blocks: one pool
of bl cks, alled the weaker pool, consists of cells whose error
rate increases much faster than t e o r pool of b ocks, called
the s ronger pool. The weaker pool quickly generates uncor-
rectable errors (leading to increasing failure rat s observed in
the early detection period as the e blocks keep failing). The
cells omprising this pool ultima ely fail and re t k n out of
use early by the SSD controller. As the blocks in the weaker
pool are exhausted, the overall ror rate start decreasing (as
we observe aft r the end of what we call the early detection
period) and it continues to decrease until the more durable
blocks in the s ronger pool start o wear out d e to typical
use.
We notice a g neral increase in the duration of the lifecycl
periods (in terms of data written) for SSDs with larger capa -
ities. For example, while t e early detection period ends after
around 3 TB of data written for 720 GB and 1.2TB SSDs (in
Platforms A, B, C, and D), it ends after around 10 TB of data
written for 3.2 TB SSDs (in Platforms E and F). Similarly, the
early failure period en s after around 15 TB of data written
fo 720 GB SSDs (in Platforms A and B), 28 TB for 1.2 TB
SSDs (in Platforms C and D), and 75 TB for 3.2 TB SSDs (in
Platforms E and F). This is likely due to the more flexibility
a higher-capa ity SSD has in reducing wear across a larger
number of flash cells.
4.2 Data Read from Flash Cells
Similar to da a written, our framework allows us to measure
the amount of data directly read from flash cells over each
SSD’s lifetim . Prior w ks in controlled enviro ments have
shown that errors can be induce due to read-b sed access
patterns [5, 32, 6, 8]. We are int res d in understanding how
prevalent this effect is across the SSDs we examine.
Figure 6 plots how failure rate of SSDs varies with the
amount f data read from flash cells. For m st pla forms (i.e.,
A, B, C, and F), the failure rat trends we ee in Figure 6 are
similar to those we obs rved in Figure 5. We find this similar-
ity when t e average amount of data written o flash cells by
SSDs in a platform is ore than the average amount of data
read from the flash cells. P atforms A, B, C, and F show this
behavior.2
2Thoug Platform B has a set of SSDs with a large mount f
data read, the average amount of data read across all SSDs in
this platform is less than the average amount of data written.
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Figure 5: SSD failure rate vs. the amount of data written o flash cells. SSDs go through several distinct
phases throughout their life: ncreasing failure rates during early detection of less r liable ce ls (1), decreasing
failure rates during early cell fai ure and subsequent removal (2), and eventually increasing error rates during
cell wearout (3).
directly to flash cells), cells are read, p ogrammed, an erased,
and u reliable ce ls are identifi d by he SSD controller, r -
sulting in an initially h gh f i ure rat among devices. Figure 4
pictor ally l ustrates th lifecycl fai ure pattern we observe,
which is quantified by F gure 5.
Figure 5 plots h w the failure rat of SSDs varies with the
amount of data written o the flash cells. We have grouped
the platforms b sed on the individual capa ity of their SSDs.
Notice that across mo t pla forms, the failure rat s low when
little data is writ en o flash cells. It then increases t firs
(corresponding to the early detection period, region 1 i the
figures), and d cre ses n xt (corresponding to the early fai ure
period, region 2 i the figures). Finally, the error ate gener-
ally incre ses for the remainder of the SSD’s lifetim (corre-
sponding to the useful li e and wearout periods, region 3 i
the figures). An obvious outlier for this trend is Platform C –
in Section 5, we obs rve that some ex rnal ch racte istics of
this platform lead to its atypical l fecycl fai ure pattern.
Note that diff rent pla forms are in diffe nt stag s in their
lifecycl depending o the amount of data written to flash
cells. For xample, SSDs in Platforms D and F, which ave
the least amount of data written o flash cells on av rage, re
mainly i the early detection or arly failure pe iods. On the
other hand, SSDs in older Platforms A and B, which ave
more data w itten o flash cells, span all st ges of the lifecycl
failure pattern (depict d in Figure 4). For SSDs in Platform
A, we observe up to an 81.7% difference betwe n th failure
rates of SSDs in the early detection period an SSDs in the
wearout period of the lifecycl .
As explained before and s epict d in F gure 4, the lifecy-
cle failure rat s we obs rve with th amount of data written
to flash cells does not follow the conventional bathtub curve.
In particular, the new early d tection p riod we obs rve acro s
the large number of devices leads us to investigate why this
“early detection period” behavior exists. Recall that e early
detection period efers to failure rat increasing early life-
time (i.e., wh n a sm ll amount f data is wr tten o the SSD).
After th early detection p riod, failu e rat start decre sing.
We hypothesize that is non-m ot ic err r ate behav-
ior du ing a d fter the early d t ction period can be ac-
counted for by a two-pool m del of flash blocks: one pool
of bl cks, alled the weaker pool, consists of cell whose error
rate increases much fa ter than t o h r pool of b ocks, called
the s ronger pool. The weaker pool quickly generates u cor-
rectable e rors (l ading to increasing failure rat s observed in
the early detection period as the e blocks keep failing). The
cells omprising this pool ultima e y fail nd re tak n out of
use early by the SSD controller. As th blocks in the weaker
p ol are exhaust d, e ov rall ror te start decre sing (as
we ob erve aft r th end of what we call he early detection
period) and t continues to decrease until th more durable
block in the s ronger pool start we out d e t ypical
use.
We notice a g neral increase in th duration of the lifecycl
periods (in term of data written) for SSDs with larger cap -
ities. For example, while t e early detection p riod ends after
around 3 TB of data written for 720 GB and 1.2TB SSDs (in
Platforms A, B, C, and D), it ends after around 10 TB of data
written for 3.2 TB SSDs (in Platforms E and F). Similarly, the
early failure period en s after around 15 TB of data written
fo 720 GB SSDs (in Platforms A and B), 28 TB for 1.2 TB
SSDs (in Platforms C and D), and 75 TB for 3.2 TB SSDs (in
Platforms E and F). This is likely due to the more flexibility
a high r-capa ity SSD has in reducing wear across a l rger
number of flash cells.
4.2 Data Read from Flash Ce ls
Similar to da a written, our framework llows us to measure
the amount of data directly read from flash cells over ach
SSD’s lifetim . Prior w ks in controlled e viro m ts have
shown that errors can be induce due to read-b sed cces
patterns [5, 32, 6, 8]. We are int res ed in und rstanding how
prevalent this effect is across the SSDs w examine.
Figure 6 plots how failure rate of SSDs varies with the
amount of data read from fl sh cells. For m t pla forms (i.e.,
A, B, C, and F), the failure rat trends we e in Figur 6 are
similar to those we obs rved in Figure 5. We find this similar-
ity when t e average amount of data written o flash cells by
S Ds in a platform is ore than th average amount of data
re d from the flash cells. P atforms A, B, C, and F show this
behavior.2
2Thoug Platform B has a set of SSDs with a large mount f
data read, the average amount of data read across ll SSD in
this platform is less than the average amount of data written.
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Figure 5: SSD failure rate vs. the amount of data written o flash cells. SSDs go through several distinct
phases throughout their life: ncreasing failure rates du ing early detection of less r liable c lls (1), decreasing
failure rates du ing early cell fai ur and subsequent r moval (2), and eventually i creasing error rat s du ing
cell wearout (3).
Fig. 22. SSD failure rate vs. the amount of data written to the SSD. The three periods of failure rates, shown pictorially
and abstractly in Figure 21, are annotated on each graph: (1) early detection, (2) early failure, and (3) useful life/wearout.
Reproduced from [174].
increases beyond 40 ◦C, the SSDs fall into three categories: (1) temperature-sensitive with increasing failure
rate (Platforms A and B), (2) less temperature-sensitive (Platforms C and E), and (3) temperature-sensitive with
decreasing failure rate (Platforms D and F). There are two factors that affect the temperature sensitivity of each
platform: (1) some, but not all, of the platforms employ techniques to throttle SSD activity at high operating
temperatures to reduce the failure rate (e.g., Platform D); and (2) the platform configuration (e.g., the number of
SSDs in each machine, system airflow) can shorten or prolong the effects of higher operating temperatures.
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Figure 10: SSD failure rate vs. temperature. Operational temperatures of 30 to 40◦C generally show increas-
ing failure rates. Failure trends at and above 40◦C follow three distinct failure rate patterns: increasing, not
sensitive, and decreasing.
reduction: whether or not an SSD has throttled its operation
in order to reduce its power consumption. Performing a large
number of writes to an SSD consumes power and increases the
temperature of the SSD. Figure 11 plots, for each temperature,
the fraction of machines that have ever been throttled. Exam-
ining this figure confirms that Platforms A and B, where no
machines or few machines have been throttled, exhibit behav-
ior that is typical for SSDs without much preventative action
against temperature increases. In these platforms, as temper-
ature increases, failure rate of SSDs increases.
In contrast to Platforms A and B, Platforms C and E, which
are less temperature-sensitive, throttle their SSDs more ag-
gressively across a range of temperatures. From Figure 10 we
can see that throttled SSDs have lower failure rates (in Plat-
forms C and E) compared to SSDs that are throttled less or
not throttled at all (Platforms A and B). We attribute the
relatively low SSD failure rate for Platforms C and E we have
observed in our measurements to the very aggressive throttling
that occurs for SSDs in these two platforms. Such throttling
could potentially reduce performance, though we are not able
to examine this effect.
SSDs in Platforms D and F employ a relatively low amount
of throttling (Figure 11), but exhibit the counter-intuitive
trend of decreasing failure rate with increased temperature.
Recall from Section 4.1 that these SSDs are predominantly
in their early detection and early failure periods and so the
failure rates for most SSDs in these platforms are relatively
high compared to their peers in Platforms C and E. It is likely
that a combination of power throttling and some other form of
temperature-dependent throttling employed by the SSD con-
troller that we are not able to measure is responsible for re-
ducing the failure rate among the SSDs in Platforms D and F
as temperature increases.
5.2 Bus Power Consumption
According to the PCIe standard, the nominal bus power
consumption for the PCIe ×4 SSDs that we analyze is 10 W
(regardless of PCIe version 1 or 2). Our infrastructure allows
us to measure the average amount of power consumed on the
PCIe bus by SSDs. As power consumption in servers can lead
to increased electricity use for operation and cooling in data
centers, we are interested in understanding the role that SSD
power draw plays with respect to errors.
Figure 12 plots the failure rate for SSDs that operate at
different average amounts of bus power consumption. Recall
that Platforms A and B use PCIe v1 and that Platforms C
through F use PCIe v2. We make three observations about
the operation of these SSDs. First, PCIe v2 SSDs (Platforms
C through F) support twice the bandwidth of PCIe v1 SSDs
(Platforms A and B) by operating at twice the frequency, lead-
ing to around twice the amount of power consumed between
the two sets of SSDs: SSDs supporting PCIe v1 operate in
the range of 4 to 7.5 W and SSDs supporting PCIe v2 oper-
ate in the range of 8 to 14.5 W. Second, we find that the bus
power that SSDs consume can vary over a range of around
2× between the SSDs that consume the least bus power and
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Figure 11: Fraction of SSDs ever throttled vs. SSD temperature. While SSDs in some platforms are never
throttled (A and B), others are throttled more aggressively (C and E).
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Figure 10: SSD failure rate vs. temp ratu e. Operational temp ratu es of 30 to 40◦C generally show increas-
ing failure rates. Failure trends at and bove 40◦C follow three distinct failure rate patterns: i creasing, ot
sensitive, and decreasing.
reduction: whether or not a SSD has t rottled its operation
in order to reduc its power consumption. Performing a large
number of writes to an SSD consumes power and increases th
temperature of the SSD. Figure 11 plots, f r each temperature,
the fraction of machines that have ever be n throttled. Exam-
ining this figure confirms that Pl tforms A and B, where no
machines or few machines have been throttled, exhibit behav-
ior that is typical for SSDs withou m ch preventative action
against temperature increases. In these platforms, as temper-
ature increases, failure rat of SSDs increases.
In contrast to Platforms A and B, Platforms C and E, which
are less t mperature-sensitive, throttle their SSDs more ag-
gressiv ly across a range of temperatures. From Figure 10 we
can see that rottled SSDs have low r failure rat s (in Plat-
forms C and E) compared to SSDs that are th ottled less or
not throttled at all (P atforms A and B). We attribu e the
relatively low SSD failure rat for Platforms C and E we have
observed in our measurements to he very aggressiv throttling
that occurs for SSDs in these two platforms. Such throttling
could potentially reduc performance, thoug we are not able
to examine this effect.
SSDs in Platforms D and F employ a relatively low amount
of throttling (Figure 11), but exhibit the counter-intuitive
trend of ecreasing failure rat with increased temperature.
Recall from Section 4.1 that these SSDs are predominantly
in their early detection and early failure periods and so the
failure rat s for m st SSDs in these platforms are relatively
high compared to their p e s in Platforms C and E. It is likely
that a combinatio of power throttling and some th r form f
temperature-dependent throttling employed by the SSD con-
troller that we are not able to measure is respon ible for re-
ducing the failure rat among the SSDs in Platforms D and F
as temperature increases.
5.2 Bus Power Consumption
According to the PCIe standard, the nomi al bus power
consumption for the PCIe ×4 SSDs that we analyze is 10 W
(regardless of PCIe version 1 r 2). Our infrastructure allows
us to measure the average amount of power consumed on the
PCIe bus by SSDs. As power consumption in servers can le d
to increased el ctricity use for operation and cooling in data
centers, we are int res d in understanding the role that SSD
power draw plays with respect to err rs.
Figure 12 plots the failure rat for SSDs that operate at
different average amounts of bus power consumption. Recall
that Platforms A and B use PCIe v1 and that Pl tforms C
through F use PCIe v2. We make thr e observations about
the operation of these SSDs. First, PCIe v2 SSDs (Platforms
C through F) support twice the bandwidth of PCIe v1 SSDs
(Platforms A and B) by operating at twice the frequency, lead-
ing to around twice the amount of power consumed b twe n
the two sets of SSDs: SSDs supporting PCIe v1 operate in
the range of 4 to 7.5 W and SSDs supporting PCIe v2 oper-
ate in the range of 8 to 14.5 W. Second, we find that e bus
power that SSDs consume can v ry over a range of ar und
2× betwe n the SSDs that consume the least bus power and
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Figure 11: Fraction of SSDs ever th o tled vs. SSD temp ratu e. While SSDs in some platforms are never
thro tled (A and B), others are thro tled more aggressively (C and E).
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Figure 10: SSD failure rate vs. temp ra u e. Operational temp ra u es of 30 to 40◦C generally show increas-
ing failure rates. Failure trends a a bove 40◦C follow three distinct failure rate patterns: i crea ing, ot
sensitive, and d creasing.
reduction: whe her or not an SSD h s t rottled its perat on
in order to reduc its power consumpti . Performing a large
number of writes to an SSD consumes power and increases th
temperature of the SSD. Figure 11 plots, f r each temperature,
the fraction o machines that have ever be n throttl d. Exam-
ining this figure confirms that Pl tforms A and B, where no
machines or few machines have been throttl d, exhibit behav-
ior that is typical for SSDs withou m c preventative action
against tempera ure inc eases. In these platforms, as temper-
ature increases, failure rat of SSDs increase .
In contrast to Platforms A and B, Pl tforms C and E, which
are less t mperature-sensi ive, thro tl their SSDs more ag-
gressiv ly across a r nge of temp ratures. From Figure 10 we
can see that rottled SSDs have lower failure rat s (in Plat-
forms C and E) compared to SSDs that are th ottled less or
not throttled at all (P forms A and B). We attribu e the
relatively low SSD failure rat for Pl forms C and E we have
observed in ou measurements to h very aggressiv throttling
that occurs for SSD in these two platforms. Such throttling
could potentially reduc pe formance, thoug we are not able
to examine this effect.
SSDs in Platforms D and F employ a relatively low amount
of throttling (Figure 11), but exhibit the counter-intuitive
trend of ecreasing failure rat with increased temperature.
Recall from Section 4.1 that these SSDs are predominantly
in their early detection and early failure periods and s the
failure rat s for m st SSDs in these platforms are relatively
high compared to their p e s in Platforms C and E. It is likely
th a combinatio of power throttling and some th r form f
temperature-dependent throttling employed by the SSD con-
troller that w are not able to measure is re pon ible for re-
ducing the fa lure rat among the SSDs in Platforms D and F
as te per ture inc eases.
5.2 Bus Power C nsumption
According to the PCIe standard, he nomi al bus power
consumpti for the PCIe ×4 SSDs that we analyze is 10 W
(regardless of PCIe version 1 r 2). Our infrastructure allows
us to measure the ve age amount of p wer consumed the
PCIe bus by SSDs. As power consumpti in servers can le d
to increased el ctricity use for operation and cooling in data
centers, we ar int res ed in und rstanding the rol that SSD
power draw plays with respect to rr rs.
Figure 12 plots the failure rat fo SSDs that operate at
different average amounts of bus power consumpti . Recall
that Platforms A and B use PCIe v1 and that Platforms C
through F use PCIe v2. We make thr e observations about
the opera ion of these SSDs. First, PCIe v2 SSDs (Platforms
C through F) support twice the bandwidth of PCIe v1 SSDs
(Platforms A and B) by operating at twice the frequency, l ad-
ing to around twice the amount of p wer consumed b tween
the two sets of SSDs: SSDs supporting PCIe v1 operate in
the range of 4 to 7.5 W and SSDs supporting PCIe v2 oper-
ate in the range of 8 to 14.5 W. Second, we find that e bus
power that SSDs consume a v ry over rang of ar und
2× betwe n th SSDs that consume the least bus power and
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Figure 11: F action of SSDs ever th o tled vs. SSD temp ra u e. While SSDs in some platforms re never
thro tled (A and B), others are thro tl d m re aggressively (C and E).
Fig. 23. SSD failure rate vs. operating temperature. Reproduced from [174].
Sixth, while SSD failure rates are higher than specified by the manufacturers, the overall occurrence of
uncorrectable errors is lower than expected [174] because (1) effective bad block management policies (see
Section 1.3.9) are implemented in SSD controllers; and (2) certain types of error sources, such as read disturb [174,
199] an inc m let erase operations [199], h ve yet to b come a m jor sourc of uncorrectabl errors at the
sys m level.
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4 ERROR MITIGATION
Several different types of errors can occur in NAND flash memory, as we described in Section 3. As NAND flash
memory continues to scale to smaller technology nodes, the magnitude of these errors has been increasing [168,
212, 294]. This, in turn, uses up the limited error correction capability of ECC more rapidly than in past flash
memory generations and shortens the lifetime of modern SSDs. To overcome the decrease in lifetime, a number
of error mitigation techniques have been designed. These techniques exploit intrinsic properties of the different
types of errors to reduce the rate at which they lead to raw bit errors. In this section, we discuss how the flash
controller mitigates each of the error types via various proposed error mitigation mechanisms. Table 3 shows the
techniques we overview and which errors (from Section 3) they mitigate.
Table 3. List of different types of errors mitigated by various NAND flash error mitigation mechanisms.
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Shadow Program Sequencing X[17, 23] (Section 4.1)
Neighbor-Cell Assisted Error XCorrection [31] (Section 4.2)
Refresh X X[29, 30, 185, 205] (Section 4.3)
Read-Retry X X X[20, 70, 287] (Section 4.4)
Voltage Optimization X X X[21, 22, 106] (Section 4.5)
Hot Data Management X X X X X[81, 82, 161] (Section 4.6)
Adaptive Error Mitigation X X X X X[28, 44, 86, 272, 275] (Section 4.7)
4.1 Shadow Program Sequencing
As discussed in Section 3.3, cell-to-cell program interference is a function of the distance between the cells of the
wordline that is being programmed and the cells of the victim wordline. The impact of program interference is
greatest on a victim wordline when either of the victim’s immediately-adjacent wordlines is programmed (e.g., if
we program WL1 in Figure 8, WL0 and WL2 experience the greatest amount of interference). Early MLC flash
memories used one-shot programming, where both the LSB and MSB pages of a wordline are programmed at the
same time. As flash memory scaled to smaller process technologies, one-shot programming resulted in much
larger amounts of cell-to-cell program interference. As a result, manufacturers introduced two-step programming
for MLC NAND flash (see Section 2.4), where the SSD controller writes values of the two pages within a wordline
in two independent steps.
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The SSD controller minimizes the interference that occurs during two-step programming by using shadow
program sequencing [17, 23, 207] to determine the order that data is written to different pages in a block. If we
program the LSB and MSB pages of the same wordline back to back, as shown in Figure 24a, both programming
steps induce interference on a fully-programmed wordline (i.e., a wordline where both the LSB and MSB pages are
already written). For example, if the controller programs both pages of WL1 back to back, shown as bold page
programming operations in Figure 24a, the program operations induce a high amount of interference on WL0,
which is fully programmed. The key idea of shadow program sequencing is to ensure that a fully-programmed
wordline experiences interference minimally, i.e., only during MSB page programming (and not during LSB page
programming). In shadow program sequencing, we assign a unique page number to each page within a block, as
shown in Figure 24b. The LSB page of wordline i is numbered page 2i − 1, and the MSB page is numbered page
2i + 2. The only exceptions to the numbering are the LSB page of wordline 0 (page 0) and the MSB page of the
last wordline n (page 2n + 1). Two-step programming writes to pages in increasing order of page number inside a
block [17, 23, 207], such that a fully-programmed wordline experiences interference only from the MSB page
programming of the wordline directly above it, shown as the bold page programming operation in Figure 24b.
With this programming order/sequence, the LSB page of the wordline above, and both pages of the wordline
below, do not cause interference to fully-programmed data [17, 23, 207], as these two pages are programmed
before programming the MSB page of the given wordline. Foggy-fine programming in TLC NAND flash (see
Section 2.4) uses a similar ordering to reduce cell-to-cell program interference, as shown in Figure 24c.
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Fig. 24. Order in which the pages of each wordline (WL) are programmed using (a) a bad programming sequence, and using
shadow sequencing for (b) MLC and (c) TLC NAND flash. The bold page programming operations for WL1 induce cell-to-cell
program interference when WL0 is fully programmed. Reproduced from [15].
Shadow program sequencing is an effective solution to minimize cell-to-cell program interference on fully-
programmed wordlines during two-step programming, and is employed in commercial SSDs today.
4.2 Neighbor-Cell Assisted Error Correction
The threshold voltage shift that occurs due to program interference is highly correlated with the values stored in
the cells of the immediately-adjacent wordlines, as we discussed in Section 3.3. Due to this correlation, knowing
the value programmed in the immediately-adjacent cell (i.e., a neighbor cell) makes it easier to correctly determine
the value stored in the flash cell that is being read [31]. We describe a recently proposed error correction method
that takes advantage of this observation, called neighbor-cell-assisted error correction (NAC). The key idea of NAC
is to use the data values stored in the cells of the immediately-adjacent wordline to determine a better set of read
reference voltages for the wordline that is being read. Doing so leads to a more accurate identification of the
32
logical data value that is being read, as the data in the immediately-adjacent wordline was partially responsible
for shifting the threshold voltage of the cells in the wordline that is being read when the immediately-adjacent
wordline was programmed.
Figure 25 shows an operational example of NAC that is applied to eight bitlines (BL) of an MLC flash wordline.
The SSD controller first reads a flash page from a wordline using the standard read reference voltages (step 1
in Figure 25). The bit values read from the wordline are then buffered in the controller. If there are no errors
uncorrectable by ECC, the read was successful, and nothing else is done. However, if there are errors that are
uncorrectable by ECC, we assume that the threshold voltage distribution of the page shifted due to cell-to-cell
program interference, triggering further correction. In this case, NAC reads the LSB andMSB pages of the wordline
immediately above the requested page (i.e., the adjacent wordline that was programmed after the requested page)
to classify the cells of the requested page (step 2). NAC then identifies the cells adjacent to (i.e., connected to the
same bitline as) the ER cells (i.e., cells in the immediately above wordline that are in the ER state), such as the cells
on BL1, BL3, and BL7 in Figure 25. NAC rereads these cells using read reference voltages that compensate for the
threshold voltage shift caused by programming the adjacent cell to the ER state (step 3). If ECC can correct the
remaining errors, the controller returns the corrected page to the host. If ECC fails again, the process is repeated
using a different set of read reference voltages for cells that are adjacent to the P1 cells (step 4). If ECC continues
to fail, the process is repeated for cells that are adjacent to P2 and P3 cells (steps 5 and 6, respectively, which are
not shown in the figure) until either ECC is able to correct the page or all possible adjacent values are exhausted.
BL0 BL1 BL2 BL3 BL4 BL5 BL6 BL7
Originally-programmed value 11 00 01 10 11 00 01 00
1. Read (using Vopt) with errors 01 00 00 00 11 10 00 01
N
A
C
2. Read adjacent wordline P2 ER P2 ER P1 P3 P1 ER
3. Correct cells adjacent to ER 01 00 00 10 11 10 00 00
4. Correct cells adjacent to P1 01 00 00 10 11 10 01 00
Fig. 25. Overview of neighbor-cell-assisted error correction (NAC). Reproduced from [15].
NAC extends the lifetime of an SSD by reducing the number of errors that need to be corrected using the limited
correction capability of ECC. With the use of experimental data collected from real MLC NAND flash memory
chips, we show that NAC extends the NAND flash memory lifetime by 33% [31]. Our previous work [31] provides
a detailed description of NAC, including a theoretical treatment of why it works and a practical implementation
that minimizes the number of reads performed, even in the case when the neighboring wordline itself has errors.
4.3 Refresh Mechanisms
As we see in Figure 12, during the time period after a flash page is programmed, retention (Section 3.4) and
read disturb (Section 3.5) can cause an increasing number of raw bit errors to accumulate over time. This is
particularly problematic for a page that is not updated frequently. Due to the limited error correction capability, the
accumulation of these errors can potentially lead to data loss for a page with a high retention age (i.e., a page that
has not been programmed for a long time). To avoid data loss, refresh mechanisms have been proposed, where the
stored data is periodically read, corrected, and reprogrammed, in order to eliminate the retention and read disturb
errors that have accumulated prior to this periodic read/correction/reprogramming (i.e., refresh). The concept of
refresh in flash memory is thus conceptually similar to the refresh mechanisms found in DRAM [35, 104, 157, 158].
By performing refresh and limiting the number of retention and read disturb errors that can accumulate, the
lifetime of the SSD increases significantly. In this section, we describe three types of refresh mechanisms used in
modern SSDs: remapping-based refresh, in-place refresh, and read reclaim.
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Remapping-Based Refresh. Flash cells must first be erased before they can be reprogrammed, due to the
fact the programming a cell via ISPP can only increase the charge level of the cell but not reduce it (Section 2.4).
The key idea of remapping-based refresh is to periodically read data from each valid flash block, correct any data
errors, and remap the data to a different physical location, in order to prevent the data from accumulating too
many retention errors [14, 29, 30, 185, 205]. During each refresh interval, a block with valid data that needs to
be refreshed is selected. The valid data in the selected block is read out page by page and moved to the SSD
controller. The ECC engine in the SSD controller corrects the errors in the read data, including retention errors
that have accumulated since the last refresh. A new block is then selected from the free list (see Section 1.3.2),
the error-free data is programmed to a page within the new block, and the logical address is remapped to point
to the newly-programmed physical page. By reducing the accumulation of retention and read disturb errors,
remapping-based refresh increases SSD lifetime by an average of 9x for a variety of disk workloads [29, 30].
Prior work proposes extensions to the basic remapping-based refresh approach. One work, refresh SSDs,
proposes a refresh scheduling algorithm based on an earliest deadline first policy to guarantee that all data is
refreshed in time [185]. The quasi-nonvolatile SSD proposes to use remapping-based refresh to choose between
improving flash endurance and reducing the flash programming latency (by using larger ISPP step-pulses) [205].
In the quasi-nonvolatile SSD, refresh requests are deprioritized, scheduled at idle times, and can be interrupted
after refreshing any page within a block, to minimize the delays that refresh can cause for the response time
of pending workload requests to the SSD. A refresh operation can also be triggered proactively based on the
data read latency observed for a page, which is indicative of how many errors the page has experienced [24].
Triggering refresh proactively based on the observed read latency (as opposed to doing so periodically) improves
SSD latency and throughput [24]. Whenever the read latency for a page within a block exceeds a fixed threshold,
the valid data in the block is refreshed, i.e., remapped to a new block [24].
In-Place Refresh. A major drawback of remapping-based refresh is that it performs additional writes to the
NAND flash memory, accelerating wearout. To reduce the wearout overhead of refresh, we propose in-place
refresh [14, 29, 30]. As data sits unmodified in the SSD, data retention errors dominate [19, 30, 256], leading to
charge loss and causing the threshold voltage distribution to shift to the left, as we showed in Section 3.4. The
key idea of in-place refresh is to incrementally replenish the lost charge of each page at its current location, i.e., in
place, without the need for remapping.
Figure 26 shows a high-level overview of in-place refresh for a wordline. The SSD controller first reads all of
the pages in the wordline (❶ in Figure 26). The controller invokes the ECC decoder to correct the errors within
each page (❷), and sends the corrected data back to the flash chips (❸). In-place refresh then invokes a modified
version of the ISPP mechanism (see Section 2.4), which we call Verify-ISPP (V-ISPP), to compensate for retention
errors by restoring the charge that was lost. In V-ISPP, we first verify the voltage currently programmed in a
flash cell (❹). If the current voltage of the cell is lower than the target threshold voltage of the state that the cell
should be in, V-ISPP pulses the programming voltage in steps, gradually injecting charge into the cell until the
cell returns to the target threshold voltage (❺). If the current voltage of the cell is higher than the target threshold
voltage, V-ISPP inhibits the programming pulses to the cell.
When the controller invokes in-place refresh, it is unable to use shadow program sequencing (Section 4.1), as
all of the pages within the wordline have already been programmed. However, unlike traditional ISPP, V-ISPP
does not introduce a high amount of cell-to-cell program interference (Section 3.3) for two reasons. First, V-ISPP
programs only those cells that have retention errors, which typically account for less than 1% of the total number
of cells in a wordline selected for refresh [29]. Second, for the small number of cells that are selected to be
refreshed, their threshold voltage is usually only slightly lower than the target threshold voltage, which means
that only a few programming pulses need to be applied. As cell-to-cell interference is linearly correlated with
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Flash Chip SSD Controller
Read MSB & LSB pages
ECC Decoder
Controller Processors
❷Verify current Vth value(filters out most cells) Correct all errors
❶
❹
❺ Pulse program voltage(few pulses needed)
Fig. 26. Overview of in-place refresh mechanism for MLC NAND flash memory. Reproduced from [15].
the threshold voltage change to immediately-adjacent cells [23, 31], the small voltage change on these in-place
refreshed cells leads to only a small interference effect.
One issue with in-place refresh is that it is unable to correct retention errors for cells in lower-voltage states.
Retention errors cause the threshold voltage of a cell in a lower-voltage state to increase (e.g., see Section 3.4,
ER and P1 states in Figure 18), but V-ISPP cannot decrease the threshold voltage of a cell. To achieve a balance
between the wearout overhead due to remapping-based refresh and errors that increase the threshold voltage due
to in-place refresh, we propose hybrid in-place refresh [14, 29, 30]. The key idea is to use in-place refresh when
the number of program errors (caused due to reprogramming) is within the correction capability of ECC, but to
use remapping-based refresh if the number of program errors is too large to tolerate. To accomplish this, the
controller tracks the number of right-shift errors (i.e., errors that move a cell to a higher-voltage state) [29, 30].
If the number of right-shift errors remains under a certain threshold, the controller performs in-place refresh;
otherwise, it performs remapping-based refresh. Such a hybrid in-place refresh mechanism increases SSD lifetime
by an average of 31x for a variety of disk workloads [29, 30].
Read Reclaim to Reduce Read Disturb Errors. We can also mitigate read disturb errors using an idea
similar to remapping-based refresh, known as read reclaim. The key idea of read reclaim is to remap the data
in a block to a new flash block, if the block has experienced a high number of reads [81, 82, 127]. To bound the
number of read disturb errors, some flash vendors specify a maximum number of tolerable reads for a flash block,
at which point read reclaim rewrites the data to a new block (just as is done for remapping- based refresh).
Adaptive Refresh and Read ReclaimMechanisms. For the refresh and read reclaim mechanisms discussed
above, the SSD controller can (1) invoke the mechanisms at fixed regular intervals; or (2) adapt the rate at which
it invokes the mechanisms, based on various conditions that impact the rate at which data retention and read
disturb errors occur. By adapting the mechanisms based on the current conditions of the SSD, the controller
can reduce the overhead of performing refresh or read reclaim. The controller can adaptively adjust the rate
that the mechanisms are invoked based on (1) the wearout (i.e., the current P/E cycle count) of the NAND flash
memory [29, 30]; or (2) the temperature of the SSD [19, 22].
As we discuss in Section 3.4, for data with a given retention age, the number of retention errors grows as the
P/E cycle count increases. Exploiting this P/E cycle dependent behavior of retention time, the SSD controller
can perform refresh less frequently (e.g., once every year) when the P/E cycle count is low, and more frequently
(e.g., once every week) when the P/E cycle count is high, as proposed and described in our prior works [29, 30].
Similarly, for data with a given read disturb count, as the P/E cycle count increases, the number of read disturb
errors increases as well [21]. As a result, the SSD controller can perform read reclaim less frequently (i.e., it
increases the maximum number of tolerable reads per block before read reclaim is triggered) when the P/E cycle
count is low, and more frequently when the P/E cycle count is high.
Prior works demonstrate that for a given retention time, the number of data retention errors increases as the
NAND flash memory’s operating temperature increases [19, 22]. To compensate for the increased number of
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retention errors at high temperature, a state-of-the-art SSD controller adapts the rate at which it triggers refresh.
The SSD contains sensors that monitor the current environmental temperature every few milliseconds [174, 269].
The controller then uses the Arrhenius equation [4, 185, 282] to estimate the rate at which retention errors
accumulate at the current temperature of the SSD. Based on the error rate estimate, the controller decides if it
needs to increase the rate at which it triggers refresh to ensure that the data is not lost.
By employing adaptive refresh and/or read reclaim mechanisms, the SSD controller can successfully reduce the
mechanism overheads while effectively mitigating the larger number of data retention errors that occur under
various conditions.
4.4 Read-Retry
In earlier generations of NAND flash memory, the read reference voltage values were fixed at design time [20, 182].
However, several types of errors cause the threshold voltage distribution to shift, as shown in Figure 13. To
compensate for threshold voltage distribution shifts, a mechanism called read-retry has been implemented in
modern flash memories (typically those below 30 nm for planar flash [20, 70, 241, 287]).
The read-retry mechanism allows the read reference voltages to dynamically adjust to changes in distributions.
During read-retry, the SSD controller first reads the data out of NAND flash memory with the default read
reference voltage. It then sends the data for error correction. If ECC successfully corrects the errors in the data,
the read operation succeeds. Otherwise, the SSD controller reads the memory again with a different read reference
voltage. The controller repeats these steps until it either successfully reads the data using a certain set of read
reference voltages or is unable to correctly read the data using all of the read reference voltages that are available
to the mechanism.
While read-retry is widely implemented today, it can significantly increase the overall read operation latency
due to the multiple read attempts it causes [22]. Mechanisms have been proposed to reduce the number of
read-retry attempts while taking advantage of the effective capability of read-retry for reducing read errors, and
read-retry has also been used to enable mitigation mechanisms for various other types of errors, as we describe in
Section 4.5. As a result, read-retry is an essential mechanism in modern SSDs to mitigate read errors (i.e., errors
that manifest themselves during a read operation).
4.5 Voltage Optimization
Many raw bit errors in NAND flash memory are affected by the various voltages used within the memory to
enable reading of values. We give two examples. First, a suboptimal read reference voltage can lead to a large
number of read errors (Section 3), especially after the threshold voltage distribution shifts. Second, as we saw in
Section 3.5, the pass-through voltage can have a significant effect on the number of read disturb errors that occur.
As a result, optimizing these voltages such that they minimize the total number of errors that are induced can
greatly mitigate error counts. In this section, we discuss mechanisms that can discover and employ the optimal3
read reference and pass-through voltages.
Optimizing Read Reference Voltages Using Disparity-Based Approximation and Sampling. As we
discussed in Section 4.4, when the threshold voltage distribution shifts, it is important to move the read reference
voltage to the point where the number of read errors is minimized. After the shift occurs and the threshold
voltage distribution of each state widens, the distributions of different states may overlap with each other, causing
many of the cells within the overlapping regions to be misread. The number of errors due to misread cells can
be minimized by setting the read reference voltage to be exactly at the point where the distributions of two
neighboring states intersect, which we call the optimal read reference voltage (Vopt ) [22, 23, 31, 162, 206], illustrated
3Or, more precisely, near-optimal, if the read-retry steps are too coarse grained to find the optimal voltage.
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in Figure 27. Once the optimal read reference voltage is applied, the raw bit error rate is minimized, improving
the reliability of the device.
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Fig. 27. Finding the optimal read reference voltage after the threshold voltage distributions overlap (left), and raw bit error
rate as a function of the selected read reference voltage (right). Reproduced from [15].
One approach to finding Vopt is to adaptively learn and apply the optimal read reference voltage for each flash
block through sampling [22, 45, 56, 280]. The key idea is to periodically (1) use disparity information (i.e., the
ratio of 1s to 0s in the data) to attempt to find a read reference voltage for which the error rate is lower than the
ECC correction capability; and to (2) use sampling to efficiently tune the read reference voltage to its optimal
value to reduce the read operation latency. Prior characterization of real NAND flash memory [22, 206] found
that the value of Vopt does not shift greatly over a short period of time (e.g., a day), and that all pages within a
block experience similar amounts of threshold voltage shifts, as they have the same amount of wearout and are
programmed around the same time [22, 206]. Therefore, we can invoke ourVopt learning mechanism periodically
(e.g., daily) to efficiently tune the initial read reference voltage (i.e., the first read reference voltage used when the
controller invokes the read-retry mechanism, described in Section 4.4) for each flash block, ensuring that the
initial voltage used by read-retry stays close to Vopt even as the threshold voltage distribution shifts.
The SSD controller searches for Vopt by counting the number of errors that need to be corrected by ECC
during a read. However, there may be times where the initial read reference voltage (Vinit ial ) is set to a value at
which the number of errors during a read exceeds the ECC correction capability, such as the raw bit error rate
for Vinit ial in Figure 27 (right). When the ECC correction capability is exceeded, the SSD controller is unable
to count how many errors exist in the raw data. The SSD controller uses disparity-based read reference voltage
approximation [45, 56, 280] for each flash block to try to bringVinit ial to a region where the number of errors does
not exceed the ECC correction capability. Disparity-based read reference voltage approximation takes advantage
of data scrambling. Recall from Section 1.3.6 that to minimize data value dependencies for the error rate, the SSD
controller scrambles the data written to the SSD to probabilistically ensure that an equal number of 0s and 1s
exist in the flash memory cells. The key idea of disparity-based read reference voltage approximation is to find
the read reference voltages that result in approximately 50% of the cells reading out bit value 0, and the other 50%
of the cells reading out bit value 1. To achieve this, the SSD controller employs a binary search algorithm, which
tracks the ratio of 0s to 1s for each read reference voltage it tries. The binary search tests various read reference
voltage values, using the ratios of previously tested voltages to narrow down the range where the read reference
voltage can have an equal ratio of 0s to 1s. The binary search algorithm continues narrowing down the range
until it finds a read reference voltage that satisfies the ratio.
The usage of the binary search algorithm depends on the type of NAND flash memory used within the SSD. For
SLC NAND flash, the controller searches for only a single read reference voltage. For MLC NAND flash, there are
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three read reference voltages: the LSB is determined using Vb , and the MSB is determined using both Va and Vc
(see Section 2.3). Figure 28 illustrates the search procedure for MLC NAND flash. First, the controller uses binary
search to find Vb , choosing a voltage that reads the LSB of 50% of the cells as data value 0 (step 1 in Figure 28).
For the MSB, the controller uses the discovered Vb value to help search for Va and Vc . Due to scrambling, cells
should be equally distributed across each of the four voltage states. The controller uses binary search to set Va
such that 25% of the cells are in the ER state, by ensuring that half of the cells to the left of Vb are read with an
MSB of 0 (step 2). Likewise, the controller uses binary search to set Vc such that 25% of the cells are in the P3
state, by ensuring that half of the cells to the right of Vb are read with an MSB of 0 (step 3). This procedure is
extended in a similar way to approximate the voltages for TLC NAND flash.
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Fig. 28. Disparity-based read reference voltage approximation to find Vinit ial for MLC NAND flash memory. Each circle
represents a cell, where a dashed border indicates that the LSB is undetermined, a solid border indicates that the LSB is
known, a hollow circle indicates that the MSB is unknown, and a filled circle indicates that the MSB is known. Reproduced
from [15].
If disparity-based approximation finds a value for Vinit ial where the number of errors during a read can be
counted by the SSD controller, the controller invokes sampling-based adaptiveVopt discovery [22] to minimize the
error count, and thus reduce the read latency. Sampling-based adaptiveVopt discovery learns and recordsVopt for
the last-programmed page in each block. We sample only the last-programmed page because it is the page with
the lowest data retention age in the flash block. As retention errors cause the higher-voltage states to shift to the
left (i.e., to lower voltages), the last-programmed page usually provides an upper bound of Vopt for the entire
block.
During sampling-based adaptive Vopt discovery, the SSD controller first reads the last-programmed page using
Vinit ial , and attempts to correct the errors in the raw data read from the page. Next, it records the number of
raw bit errors as the current lowest error count NERR , and sets the applied read reference voltage (Vr ef ) as
Vinit ial . SinceVopt typically decreases over retention age, the controller first attempts to lower the read reference
voltage for the last-programmed page, decreasing the voltage to Vr ef − ∆V and reading the page. If the number
of corrected errors in the new read is less than or equal to the old NERR , the controller updates NERR and Vr ef
with the new values. The controller continues to lower the read reference voltage until the number of corrected
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errors in the data is greater than the old NERR or the lowest possible read reference voltage is reached. Since the
optimal threshold voltage might increase in rare cases, the controller also tests increasing the read reference
voltage. It increases the voltage toVr ef +∆V and reads the last-programmed page to see if NERR decreases. Again,
it repeats increasing Vr ef until the number of corrected errors in the data is greater than the old NERR or the
highest possible read reference voltage is reached. The controller sets the initial read reference voltage of the
block as the value ofVr ef at the end of this process so that the next time an uncorrectable error occurs, read-retry
starts at a Vinit ial that is hopefully closer to the optimal read reference voltage (Vopt ).
During the course of the day, as more retention errors (the dominant source of errors on already-programmed
blocks) accumulate, the threshold voltage distribution shifts to the left (i.e., voltages decrease), and our initial read
reference voltage (i.e.,Vinit ial ) is now an upper bound for the read-retry voltages. Therefore, whenever read-retry
is invoked, the controller now needs to only decrease the read reference voltages (as opposed to traditional
read-retry, which tries both lower and higher voltages [22]). Sampling-based adaptive Vopt discovery improves
the endurance (i.e., the number of P/E cycles before the ECC correction capability is exceeded) of the NAND flash
memory by 64% and reduces error correction latency by 10% [22], and is employed in some modern SSDs today.
OtherApproaches toOptimizingReadReferenceVoltages.One drawback of the sampling-based adaptive
technique is that it requires time and storage overhead to find and record the per-block initial voltages. To avoid
this, the SSD controller can employ an accurate online threshold voltage distribution model [14, 20, 162], which
can efficiently track and predict the shift in the distribution over time. The model represents the threshold
voltage distribution of each state as a probability density function (PDF), and the controller can use the model to
calculate the intersection of the different PDFs. The controller uses the PDF in place of the threshold voltage
sampling, determining Vopt by calculating the intersection of the distribution of each state in the model. The
endurance improvement from our state-of-the-art model-based Vopt estimation technique [162] is within 2% of
the improvement from an ideal Vopt identification mechanism [162]. An online threshold voltage distribution
model can be used for a number of other purposes, such as estimating the future growth in the raw bit error rate
and improving error correction [162].
Other prior work examines adapting read reference voltages based on P/E cycle count, retention age, or read
disturb. In one such work, the controller periodically learns read reference voltages by testing three read reference
voltages on six pages per block, which the work demonstrates to be sufficiently accurate [206]. Similarly, error
correction using LDPC soft decoding (see Section 5.2.2) requires reading the same page using multiple sets of
read reference voltages to provide fine-grained information on the probability of each cell representing a bit
value 0 or a bit value 1. Another prior work optimizes the read reference voltages to increase the ECC correction
capability without increasing the coding rate [266].
Optimizing Pass-Through Voltage to Reduce Read Disturb Errors. As we discussed in Section 3.5, the
vulnerability of a cell to read disturb is directly correlated with the voltage difference (Vpass −Vth ) through the
cell oxide [21]. Traditionally, a single Vpass value is used globally for the entire flash memory, and the value of
Vpass must be higher than all potential threshold voltages within the chip to ensure that unread cells along a
bitline are turned on during a read operation (see Section 2.3). To reduce the impact of read disturb, we can tune
Vpass to reduce the size of the voltage difference (Vpass −Vth ). However, it is difficult to reduce Vpass globally, as
any cell with a value of Vth > Vpass introduces an error during a read operation (which we call a pass-through
error).
We propose a mechanism that can dynamically lower Vpass while ensuring that it can correct any new pass-
through errors introduced. The key idea of the mechanism is to lower Vpass only for those blocks where ECC
has enough leftover error correction capability (see Section 1.3.7) to correct the newly introduced pass-through
errors. When the retention age of the data within a block is low, we find that the raw bit error rate of the block
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is much lower than the rate for the block when the retention age is high, as the number of data retention and
read disturb errors remains low at low retention age [21, 82]. As a result, a block with a low retention age has
significant unused ECC correction capability, which we can use to correct the pass-through errors we introduce
when we lower Vpass , as shown in Figure 29. Thus, when a block has a low retention age, the controller lowers
Vpass aggressively, making it much less likely for read disturbs to induce an uncorrectable error. When a block
has a high retention age, the controller also lowers Vpass , but does not reduce the voltage aggressively, since the
limited ECC correction capability now needs to correct retention errors, and might not have enough unused
correction capability to correct many new pass-through errors. By reducing Vpass aggressively when a block has
a low retention age, we can extend the time before the ECC correction capability is exhausted, improving the
flash lifetime.
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Fig. 29. Dynamic pass-through voltage tuning at different retention ages. Reproduced from [15].
Our read disturb mitigation mechanism [21] learns the minimum pass-through voltage for each block, such
that all data within the block can be read correctly with ECC. Our learning mechanism works online and is
triggered periodically (e.g., daily). The mechanism is implemented in the controller, and has two components. It
first finds the size of the ECC marginM (i.e., the unused correction capability) that can be exploited to tolerate
additional read errors for each block. Once it knows the available margin M , our mechanism calibrates Vpass
on a per-block basis to find the lowest value of Vpass that introduces no more thanM additional raw errors (i.e.,
there are no more than M cells where Vth > Vpass ). Our findings on MLC NAND flash memory show that the
mechanism can improve flash endurance by an average of 21% for a variety of disk workloads [21].
Programming and Erase Voltages. Prior work also examines tuning the programming and erase voltages to
extend flash endurance [106]. By decreasing the two voltages when the P/E cycle count is low, the accumulated
wearout for each program or erase operation is reduced, which, in turn, increases the overall flash endurance.
Decreasing the programming voltage, however, comes at the cost of increasing the time required to perform ISPP,
which, in turn, increases the overall SSD write latency [106].
4.6 Hot Data Management
The data stored in different locations of an SSD can be accessed by the host at different rates. For example, we
find that across a wide range of disk workloads, almost 100% of the write operations target less than 1% of the
pages within an SSD [161], as shown in Figure 30. These pages exhibit high temporal write locality, and are called
write-hot pages. Likewise, pages with a high amount of temporal read locality (i.e., pages that are accessed by
a large fraction of the read operations) are called read-hot pages. A number of issues can arise when an SSD
does not distinguish between write-hot pages and write-cold pages (i.e., pages with low temporal write locality),
or between read-hot pages and read-cold pages (i.e., pages with low temporal read locality). For example, if
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write-hot pages and write-cold pages are stored within the same block, refresh mechanisms (which operate at the
block level; see Section 4.3) cannot avoid refreshes to pages that were overwritten recently. This increases not
only the energy consumption but also the write amplification due to remapping-based refresh [161]. Likewise, if
read-hot and read-cold pages are stored within the same block, read-cold pages are unnecessarily exposed to a
high number of read disturb errors [81, 82]. Hot data management refers to a set of mechanisms that can identify
and exploit write-hot or read-hot pages in the SSD. The key idea common to such mechanisms is to apply special
SSD management policies by placing hot pages and cold pages into separate flash blocks.
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Fig. 30. Cumulative distribution function of the fraction of writes performed by a workload to NAND flash memory pages,
for 16 evaluated workloads. For every workload except postmark, over 95% of all writes performed by the workload are
destined for less than 1.0% of the workload’s pages. Total data footprint of each workload is 217.6GB, i.e., 1.0% on the x-axis
represents 2.176GB of data. Reproduced from [161].
A state-of-the-art hot data management mechanism is write-hotness aware refresh management (WARM) [161],
which efficiently identifies write-hot pages and uses this information to carefully place pages within blocks.
WARM aims to ensure that every block in the NAND flash memory contains either only write-hot pages or
only write-cold pages. A small pool of blocks in the SSD are designated to exclusively store the small amount
of write-hot data (as shown in Figure 30). This block-level segregation between write-hot pages and write-cold
pages allows WARM to apply separate specialized management policies based on the write-hotness of the pages
in each block.
Two examples of policies for write-hot blocks in WARM are the write-hotness-aware refresh policy (see Sec-
tion 4.3 for baseline refresh policies) and the write-hotness-aware garbage collection algorithm (see Section 1.3.3).
In write-hotness-aware refresh, since write-hot data is overwritten more frequently than the refresh interval, the
SSD controller skips refresh operations to the write-hot blocks. As the retention time for write-hot data never
exceeds the refresh interval, performing refresh to this data does not reduce the error rate. By skipping refresh
for write-hot data, WARM reduces the total number of writes performed on the SSD, which in turn increases
the SSD lifetime, without introducing uncorrectable errors. In write-hotness-aware garbage collection, the SSD
controller performs oldest-block-first garbage collection. WARM sizes the pool of write-hot blocks such that
when a write-hot block becomes the oldest block in the pool of write-hot blocks, all of the data that was in the
block is likely to already have been overwritten. As a result, all of the pages within the oldest write-hot block
is likely to be invalid, and the block can be erased without the need to migrate any remaining valid pages to
a new block. By always selecting the oldest block in the pool of write-hot blocks for garbage collection, the
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write-hotness-aware garbage collection algorithm (1) does not spend time searching for a block to select (as
traditional garbage collection algorithms do), and (2) rarely needs to migrate pages from the selected block. Both
of these lead to a reduction in the performance overhead of garbage collection.
WARM continues to use the traditional controller policies (i.e., the policies described in Section 1.3) and
refresh mechanisms for the write-cold blocks. WARM reduces fragmentation within write-cold blocks (i.e., each
write-cold block is likely to have few, if any, invalid pages), because each page within the block does not get
updated frequently by the application. Due to the write-hotness-aware policies and reduced fragmentation,
WARM reduces write amplification significantly, which translates to an average lifetime improvement of 21%
over an SSD that employs a state-of-the-art refresh mechanism [29] (see Adaptive Refresh and Read Reclaim
Mechanisms in Section 4.3), across a wide variety of disk workloads [161].
Another work [265] proposes to reuse the correctly functioning flash pages within bad blocks (see Section 1.3.9)
to store write-cold data. This technique increases the total number of usable blocks available for overprovisioning,
and extends flash lifetime by delaying the point at which each flash chip reaches the upper limit of bad blocks it
can tolerate.
RedFTL identifies and replicates read-hot pages across multiple flash blocks, allowing the controller to evenly
distribute read requests to these pages across the replicas [81]. Other works reduce the number of read reclaims
(see Section 4.3) that need to be performed by mapping read-hot data to particular flash blocks and lowering
the maximum possible threshold voltage for such blocks [26, 82]. By lowering the maximum possible threshold
voltage for these blocks, the SSD controller can use a lower Vpass value (see Section 4.5) on the blocks without
introducing any additional errors during a read operation. To lower the maximum threshold voltage in these
blocks, the width of the voltage window for each voltage state is decreased, and each voltage window shifts to the
left [26, 82]. Another work applies stronger ECC encodings to only read-hot blocks based on the total read count of
the block, in order to increase SSD endurance without significantly reducing the amount of overprovisioning [25]
(see Section 1.4 for a discussion on the tradeoff between ECC strength and overprovisioning).
4.7 Adaptive Error Mitigation Mechanisms
Due to the many different factors that contribute to raw bit errors, error rates in NAND flash memory can be
highly variable. Adaptive error mitigation mechanisms are capable of adapting error tolerance capability to the
error rate. They provide stronger error tolerance capability when the error rate is higher, improving flash lifetime
significantly. When the error rate is low, adaptive error mitigation techniques reduce error tolerance capability to
lower the cost of the error mitigation techniques. In this section, we examine two types of adaptive techniques:
(1) multi-rate ECC and (2) dynamic cell levels.
Multi-Rate ECC. Some works propose to employ multiple ECC algorithms in the SSD controller [28, 44, 86, 95,
275]. Recall from Section 1.4 that there is a tradeoff between ECC strength (i.e., the coding rate; see Section 1.3.7)
and overprovisioning, as a codeword (which contains a data chunk and its corresponding ECC information) uses
more bits when stronger ECC is employed. The key idea of multi-rate ECC is to employ a weaker codeword (i.e.,
one that uses fewer bits for ECC) when the SSD is relatively new and has a smaller number of raw bit errors, and
to use the saved SSD space to provide additional overprovisioning, as shown in Figure 31.
Let us assume that the controller contains a configurable ECC engine that can support n different types of
ECC codewords, which we call ECCi . Figure 31 shows an example of multi-rate ECC that uses four ECC engines,
where ECC1 provides the weakest protection but has the smallest codeword, while ECC4 provides the strongest
protection with the largest codeword. We need to ensure that the NAND flash memory has enough space to
fit the largest codewords, e.g., those for ECC4 in Figure 31. Initially, when the raw bit error rate (RBER) is low,
the controller employs ECC1, as shown in Figure 32. The smaller codeword size for ECC1 provides additional
space for overprovisioning, as shown in Figure 31, and thus reduces the effects of write amplification. Multi-rate
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mechanism. Reproduced from [15].
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Fig. 32. Illustration of how multi-rate ECC switches to different ECC codewords (i.e., ECCi ) as the RBER grows. OPi is the
overprovisioning factor used for engine ECCi , and WAi is the resulting write amplification value. Reproduced from [15].
ECC works on an interval-by-interval basis. Every interval (in this case, a predefined number of P/E cycles), the
controller measures the RBER. When the RBER exceeds the threshold set for transitioning from a weaker ECC to
a stronger ECC, the controller switches to the stronger ECC. For example, when the SSD exceeds the first RBER
threshold for switching (T1 in Figure 32), the controller starts switching from ECC1 to ECC2. When switching
between ECC engines, the controller uses the ECC1 engine to decode data the next time the data is read out, and
stores a new codeword using the ECC2 engine. This process is repeated during the lifetime of flash memory for
each stronger engine ECCi , where each engine has a corresponding threshold that triggers switching [28, 44, 86],
as shown in Figure 32.
Multi-rate ECC allows the same maximum P/E cycle count for each block as if ECCn was used throughout
the lifetime of the SSD, but reduces write amplification and improves performance during the periods where
the lower strength engines are employed, by providing additional overprovisioning (see Section 1.4) during
those times. As the lower-strength engines use smaller codewords (e.g., ECC1 versus ECC4 in Figure 31), the
resulting free space can instead be employed to further increase the amount of overprovisioning within the
NAND flash memory, which in turn increases the total lifetime of the SSD. We compute the lifetime improvement
by modifying Equation 4 (Section 1.4) to account for each engine, as follows:
Lifetime =
n∑
i=1
PECi × (1 + OPi )
365 × DWPD ×WAi × Rcompress (9)
In Equation 9, WAi and OPi are the write amplification and overprovisioning factor for ECCi , and PECi is the
number of P/E cycles that ECCi is used for. Manufacturers can set parameters to maximize SSD lifetime in
Equation 9, by optimizing the values of WAi and OPi .
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Figure 33 shows the lifetime improvements for a four-engine multi-rate ECC, with the coding rates for
the four ECC engines (ECC1–ECC4) set to 0.90, 0.88, 0.86, and 0.84 (recall that a lower coding rate provides
stronger protection; see Section 1.4), over a fixed ECC engine that employs a coding rate of 0.84. We see that
the lifetime improvements of using multi-rate ECC are: (1) significant, with a 31.2% increase if the baseline
NAND flash memory has 15% overprovisioning; and (2) greater when the SSD initially has a smaller amount of
overprovisioning.
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Fig. 33. Lifetime improvements of using multi-rate ECC over using a fixed ECC coding rate. Reproduced from [15].
Dynamic Cell Levels. A major reason that errors occur in NAND flash memory is because the threshold
voltage distribution of each state overlaps more with those of neighboring states as the distributions widen
over time. Distribution overlaps are a greater problem when more states are encoded within the same voltage
range. Hence, TLC flash has a much lower endurance than MLC, and MLC has a much lower endurance than
SLC (assuming the same process technology node). If we can increase the margins between the states’ threshold
voltage distributions, the amount of overlap can be reduced significantly, which in turn reduces the number of
errors.
Prior work proposes to increase margins by dynamically reducing the number of bits stored within a cell,
e.g., by going from three bits that encode eight states (TLC) to two bits that encode four states (equivalent to
MLC), or to one bit that encodes two states (equivalent to SLC) [26, 272]. Recall that TLC uses the ER state and
states P1–P7, which are spaced out approximately equally. When we downgrade a flash block (i.e., reduce the
number of states its cells can represent) from eight states to four, the cells in the block now employ only the ER
state and states P3, P5, and P7. As we can see from Figure 34, this provides large margins between states P3, P5,
and P7, and provides an even larger margin between ER and P3. The SSD controller maintains a list of all of the
blocks that have been downgraded. For each read operation, the SSD controller checks if the target block is in the
downgraded block list, and uses this information to interpret the data that it reads out from the wordline of the
block.
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Fig. 34. States used when a TLC cell (with 8 states) is downgraded to an MLC cell (with 4 states). Reproduced from [15].
A cell can be downgraded to reduce various types of errors (e.g., wearout, read disturb). To reduce wearout, a
cell is downgraded when it has high wearout. To reduce read disturb, a cell can be downgraded if it stores read-hot
data (i.e., the most frequently read data in the SSD). By using fewer states for a block that holds read-hot data, we
44
can reduce the impact of read disturb because it becomes harder for the read disturb mechanism to affect the
distributions enough for them to overlap. As an optimization, the SSD controller can employ various hot-cold data
partitioning mechanisms (e.g., [25, 26, 81, 161]) to keep read-hot data in specially designated blocks [25, 26, 81, 82],
allowing the controller to reduce the size of the downgraded block list and isolate the impact of read disturb from
read-cold (i.e., infrequently read) data.
Another approach to dynamically increasing the distribution margins is to perform program and erase opera-
tions more slowly when the SSD write request throughput is low [26, 106]. Slower program/erase operations
allow the final voltage of a cell to be programmed more precisely, and reduce the amount of oxide degradation
that occurs during programming. As a result, the distribution of each state is initially much narrower, and subse-
quent widening of the distributions results in much lower overlap for a given P/E cycle count. This technique
improves the SSD lifetime by an average of 61.2% for a variety of disk workloads [106]. Unfortunately, the slower
program/erase operations come at the cost of higher SSD latency, and are thus not applied during periods of
high write traffic. One way to mitigate the impact of the higher write latency is to perform slower program/erase
operations only during garbage collection, which ensures that the higher latency occurs only when the SSD is
idle [26]. As a result, read and write requests from the host do not experience any additional delays.
5 ERROR CORRECTION AND DATA RECOVERY TECHNIQUES
Now that we have described a variety of error mitigation mechanisms that can target various types of error
sources, we turn our attention to the error correction flow that is employed in modern SSDs as well as data
recovery techniques that can be employed when the error correction flow fails to produce correct data. In this
section, we briefly overview the major error correction steps an SSD performs when reading data. We first
discuss two ECC encodings that are typically used by modern SSDs: Bose–Chaudhuri–Hocquenghem (BCH)
codes [10, 92, 153, 243] and low-density parity-check (LDPC) codes [72, 73, 167, 243] (Section 5.1). Next, we go
through example error correction flows for an SSD that uses either BCH codes or LDPC codes (Section 5.2). Then,
we compare the error correction strength (i.e., the number of errors that ECC can correct) when we employ BCH
codes or LDPC codes in an SSD (Section 5.3). Finally, we discuss techniques that can rescue data from an SSD
when the BCH/LDPC decoding fails to correct all errors (Section 5.4).
5.1 Error-Correcting Codes Used in SSDs
Modern SSDs typically employ one of two types of ECC. Bose–Chaudhuri–Hocquenghem (BCH) codes allow
for the correction of multiple bit errors [10, 92, 153, 243], and are used to correct the errors observed during a
single read from the NAND flash memory [153]. Low-density parity-check (LDPC) codes employ information
accumulated over multiple read operations to determine the likelihood of each cell containing a bit value 1 or a
bit value 0 [72, 73, 167, 243], providing stronger protection at the cost of greater decoding latency and storage
overhead [266, 298]. Next, we describe the basics of BCH and LDPC codes.
5.1.1 Bose–Chaudhuri–Hocquenghem (BCH) Codes. BCH codes [10, 92, 153, 243] have been widely used in
modern SSDs during the past decade due to their ability to detect and correct multi-bit errors while keeping the
latency and hardware cost of encoding and decoding low [42, 153, 170, 179]. For SSDs, BCH codes are designed to
be systematic, which means that the original data message is embedded verbatim within the codeword. Within an
n-bit codeword (see Section 1.3.7), error-correcting codes use the first k bits of the codeword, called data bits, to
hold the data message bits, and the remaining (n − k) bits, called check bits, to hold error correction information
that protects the data bits. BCH codes are designed to guarantee that they correct up to a certain number of raw
bit errors (e.g., t error bits) within each codeword, which depends on the values chosen for n and k . A stronger
error correction strength (i.e., a larger t ) requires more redundant check bits (i.e., (n − k)) or a longer codeword
length (i.e., n).
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A BCH code [10, 92, 153, 243] is a linear block code that consists of check bits generated by an algorithm. The
codeword generation algorithm ensures that the check bits are selected such that the check bits can be used
during a parity check to detect and correct up to t bit errors in the codeword. A BCH code is defined by (1) a
generator matrix G, which informs the generation algorithm of how to generate each check bit using the data
bits; and (2) a parity check matrix H , which can be applied to the codeword to detect if any errors exist. In order
for a BCH code to guarantee that it can correct t errors within each codeword, the minimum separation d (i.e.,
the Hamming distance) between valid codewords must be at least d = 2t + 1 [243].
BCH Encoding. The codeword generation algorithm encodes a k-bit data message m into an n-bit BCH
codeword c , by computing the dot product of m and the generator matrix G (i.e., c = m · G). G is defined
within a finite Galois field GF (2d ) = {0,α0,α1, . . . ,α2d−1}, where α is a primitive element of the field and d is a
positive integer [64]. An SSD manufacturer constructsG from a set of polynomials д1(x),д2(x), . . .д2t (x), where
дi (α i ) = 0. Each polynomial generates a parity bit, which is used during decoding to determine if any errors were
introduced. The i-th row of G encodes the i-th polynomial дi (x). When decoding, the codeword c can be viewed
as a polynomial c(x). Since c(x) is generated by дi (x) which has a root α i , α i should also be a root of c(x). The
parity check matrix H is constructed such that cH t calculates c(αi ). Thus, the element in the i-th row and j-th
column of H is Hi j = α (j−1)(i+1). This allows the decoder to use H to quickly determine if any of the parity bits do
not match, which indicates that there are errors within the codeword. BCH codes in SSDs are typically designed
to be systematic, which guarantees that a verbatim copy of the data message is embedded within the codeword.
To form a systematic BCH code, the generator matrix and the parity check matrix are transformed such that they
contain the identity matrix.
BCH Decoding.When the SSD controller is servicing a read request, it must extract the data bits (i.e., the
k-bit data message m) from the BCH codeword that is stored in the NAND flash memory chips. Once the
controller retrieves the codeword, which we call r , from NAND flash memory, it sends r to a BCH decoder. The
decoder performs five steps, as illustrated in Figure 35, which correct the retrieved codeword r to obtain the
originally-written codeword c , and then extract the data messagem from c . In Step 1, the decoder uses syndrome
calculation to detect if any errors exist within the retrieved codeword r . If no errors are detected, the decoder
uses the retrieved codeword as the original codeword, c , and skips to Step 5. Otherwise, the decoder continues
on to correct the errors and recover c . In Step 2, the decoder uses the syndromes from Step 1 to construct an
error location polynomial, which encodes the locations of each detected bit error within r . In Step 3, the decoder
extracts the specific location of each detected bit error from the error location polynomial. In Step 4, the decoder
corrects each detected bit error in the retrieved codeword r to recover the original codeword c . In Step 5, the
decoder extracts the data message from the original codeword c . We describe the algorithms most commonly
used by BCH decoders in SSDs [48, 153, 160] for each step in detail below.
Step 1—Syndrome Calculation: To determine whether the retrieved codeword r contains any errors, the decoder
computes the syndrome vector, S , which indicates how many of the parity check polynomials no longer match
with the parity bits originally computed during encoding. The i-th syndrome, Si , is set to one if parity bit i does
not match its corresponding polynomial, and to zero otherwise. To calculate S , the decoder calculates the dot
product of r and the parity check matrix H (i.e., S = r ·H ). If every syndrome in S is set to 0, the decoder does not
detect any errors within the codeword, and skips to Step 5. Otherwise, the decoder proceeds to Step 2.
Step 2—Constructing the Error Location Polynomial: A state-of-the-art BCH decoder uses the Berlekamp–Massey
algorithm [8, 42, 171, 230] to construct an error location polynomial, σ (x), whose roots encode the error locations
of the codeword:
σ (x) = 1 + σ1 · x + σ2 · x2 + . . . + σb · xb (10)
In Equation 10, b is the number of raw bit errors in the codeword.
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Fig. 35. BCH decoding steps.
The polynomial is constructed using an iterative process. Since b is not known initially, the algorithm initially
assumes that b = 0 (i.e., σ (x) = 1). Then, it updates σ (x) by adding a correction term to the equation in each
iteration, until σ (x) successfully encodes all of the errors that were detected during syndrome calculation. In each
iteration, a new correction term is calculated using both the syndromes from Step 1 and the σ (x) equations from
prior iterations of the algorithm, as long as these prior values of σ (x) satisfy certain conditions. This algorithm
successfully finds σ (x) after n = (t + b)/2 iterations, where t is the maximum number of bit errors correctable by
the BCH code [64].
Note that (1) the highest order of the polynomial, b, is directly correlated with the number of errors in the
codeword; (2) the number of iterations,n, is also proportional to the number of errors; (3) each iteration is compute-
intensive, as it involves several multiply and add operations; and (4) this algorithm cannot be parallelized across
iterations, as the computation in each iteration is dependent on the previous ones.
Step 3—Extracting Bit Error Locations from the Error Polynomial: A state-of-the-art decoder applies the Chien
search [46, 243] on the error location polynomial to find the location of all raw bit errors that have been detected
during Step 1 in the retrieved codeword r . Each bit error location is encoded with a known function f [230].
The error polynomial from Step 2 is constructed such that if the i-th bit of the codeword has an error, the error
location polynomial σ (f (i)) = 0; otherwise, if the i-th bit does not have an error, σ (f (i)) , 0. The Chien search
simply uses trial-and-error (i.e., tests if σ (f (i)) is zero), testing each bit in the codeword starting at bit 0. As the
decoder needs to correct only the first k bits of the codeword that contain the data messagem, the Chien search
needs to evaluate only k different values of σ (f (i)). The algorithm builds a bit vector e , which is the same length
as the retrieved codeword r , where the i-th bit of e is set to one if bit i of r contains a bit error, and is set to zero if
bit i of r does not contain an error, or if i ≥ k (since there is no need to correct the parity bits).
Note that (1) the calculation of σ (f (i)) is compute-intensive, but can be parallelized because the calculation of
each bit i is independent of the other bits, and (2) the complexity of Step 3 is linearly correlated with the number
of detected errors in the codeword.
Step 4—Correcting the Bit Errors: The decoder corrects each detected bit error location by flipping the bit at that
location in the retrieved codeword r . This simply involves XORing r with the error vector e created in Step 3.
After the errors are corrected, the decoder now has the estimated value of the originally-written codeword c (i.e.,
c = r ⊕ e). The decoded version of c is only an estimate of the original codeword, since if r contains more bit
errors than the maximum number of errors (t ) that the BCH can correct, there may be some uncorrectable errors
that were not detected during syndrome calculation (Step 1). In such cases, the decoder cannot guarantee that
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it has determined the actual original codeword. In a modern SSD, the bit error rate of a codeword after BCH
correction is expected to be less than 10−15 [105].
Step 5—Extracting the Message from the Codeword: As we discuss above, during BCH codeword encoding, the
generator matrixG contains the identity matrix, to ensure that the k-bit messagem is embedded verbatim into the
codeword c . Therefore, the decoder recoversm by simply truncating the last (n − k) bits from the n-bit codeword
c .
BCH Decoder Latency Analysis.We can model the latency of the state-of-the-art BCH decoder (T decBCH ) that
we described above as:
T decBCH = TSyndrome + N ·TBer lekamp +
k
p
·TChien (11)
In Equation 11, TSyndrome is the latency for calculating the syndrome, which is determined by the size of the
parity check matrix H ; TBer lekamp is the latency of one iteration of the Berlekamp–Massey algorithm; N is the
total number of iterations that the Berlekamp–Massey algorithm performs; TChien is the latency for deciding
whether or not a single bit location contains an error, using the Chien search; k is the length of the data message
m; and p is the number of bits that are processed in parallel in Step 3. In this equation, TSyndrome , TBer lekamp , k ,
and p are constants for a BCH decoder implementation, while N and TChien are proportional to the raw bit error
count of the codeword. Note that Steps 4 and 5 can typically be implemented such that they take less than one
clock cycle in modern hardware, and thus their latencies are not included in Equation 11.
5.1.2 Low-Density Parity-Check (LDPC) Codes. LDPC codes [72, 73, 167, 243] are now used widely in modern
SSDs, as LDPC codes provide a stronger error correction capability than BCH codes, albeit at a greater storage
cost [266, 298]. LDPC codes are one type of capacity-approaching codes, which are error-correcting codes that
come close to the Shannon limit, i.e., the maximum number of data message bits (kmax ) that can be delivered
without errors for a certain codeword size (n) under a given error rate [239, 240]. Unlike BCH codes, LDPC
codes cannot guarantee that they will correct a minimum number of raw bit errors. Instead, a good LDPC code
guarantees that the failure rate (i.e., the fraction of all reads where the LDPC code cannot successfully correct
the data) is less than a target rate for a given number of bit errors. Like BCH codes, LDPC codes for SSDs are
designed to be systematic, i.e., to contain the data message verbatim within the codeword.
An LDPC code [72, 73, 167, 243] is a linear code that, like a BCH code, consists of check bits generated by an
algorithm. For an LDPC code, these check bits are used to form a bipartite graph, where one side of the graph
contains nodes that represent each bit in the codeword, and the other side of the graph contains nodes that
represent the parity check equations used to generate each parity bit. When a codeword containing errors is
retrieved from memory, an LDPC decoder applies belief propagation [218] to iteratively identify the bits within
the codeword that are most likely to contain a bit error.
An LDPC code is defined using a binary parity check matrix H , where H is very sparse (i.e., there are few ones
in the matrix). Figure 36a shows an example H matrix for a seven-bit codeword c (see Section 1.3.7). For an n-bit
codeword that encodes a k-bit data message, H is sized to be an (n − k) × n matrix. Within the matrix, each row
represents a parity check equation, while each column represents one of the seven bits in the codeword. As our
example matrix has three rows, this means that our error correction uses three parity check equations (denoted
as f ). A bit value 1 in row i , column j indicates that parity check equation fi contains bit c j . Each parity check
equation XORs all of the codeword bits in the equation to see whether the output is zero. For example, parity
check equation f1 from the H matrix in Figure 36a is:
f1 = c1 ⊕ c2 ⊕ c4 ⊕ c5 = 0 (12)
This means that c is a valid codeword only if H · cT = 0, where cT is the transpose matrix of the codeword c .
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Fig. 36. Example LDPC code for a seven-bit codeword with a four-bit data message (stored in bits c0, c1, c2, and c3) and three
parity check equations (i.e., n = 7, k = 4), represented as (a) an H matrix and (b) a Tanner graph.
In order to perform belief propagation, H can be represented using a Tanner graph [258]. A Tanner graph is
a bipartite graph that contains check nodes, which represent the parity check equations, and bit nodes, which
represent the bits in the codeword. An edge connects a check node Fi to a bit nodeCj only if parity check equation
fi contains bit c j . Figure 36b shows the Tanner graph that corresponds to the H matrix in Figure 36a. For example,
since parity check equation f1 uses codeword bits c1, c2, c4, and c5, the F1 check node in Figure 36b is connected
to bit nodes C1, C2, C4, and C5.
LDPC Encoding. As was the case with BCH, the LDPC codeword generation algorithm encodes a k-bit data
messagem into an n-bit LDPC codeword c by computing the dot product ofm and a generator matrix G (i.e.,
c =m ·G). For an LDPC code, the generator matrix is designed to (1) preservem verbatim within the codeword,
and (2) generate the parity bits for each parity check equation in H . Thus, G is defined using the parity check
matrix H . With linear algebra based transformations, H can be expressed in the form H = [A, I(n−k )], where H is
composed of A, an (n − k) × k binary matrix, and I(n−k ), an (n − k) × (n − k) identity matrix [110]. The generator
matrix G can then be created using the composition G = [Ik ,AT ], where AT is the transpose matrix of A.
LDPC Decoding.When the SSD controller is servicing a read request, it must extract the k-bit data message
from the LDPC codeword r that is stored in NAND flash memory. In an SSD, an LDPC decoder performs multiple
levels of decoding [64, 263, 298], which correct the retrieved codeword r to obtain the originally-written codeword
c and extract the data messagem from c . Initially, the decoder performs a single level of hard decoding, where it
uses the information from a single read operation on the codeword to attempt to correct the codeword bit errors.
If the decoder cannot correct all errors using hard decoding, it then initiates the first level of soft decoding, where
a second read operation is performed on the same codeword using a different set of read reference voltages. The
second read provides additional information on the probability that each bit in the codeword is a zero or a one.
An LDPC decoder typically uses multiple levels of soft decoding, where each new level performs an additional
read operation to calculate a more accurate probability for each bit value. We discuss multi-level soft decoding in
detail in Section 5.2.2.
For each level, the decoder performs five steps, as illustrated in Figure 37. At each level, the decoder uses two
pieces of information to determine which bits are most likely to contain errors: (1) the probability that each bit in
r is a zero or a one, and (2) the parity check equations. In Step 1 (Figure 37), the decoder computes an initial log
likelihood ratio (LLR) for each bit of the stored codeword. We refer to the initial codeword LLR values as L, where
Lj is the LLR value for bit j of the codeword. Lj expresses the likelihood (i.e., confidence) that bit j should be a zero
or a one, based on the current threshold voltage of the NAND flash cell where bit j is stored. The decoder uses L
as the initial LLR message generated using the bit nodes. An LLR message consists of the LLR values for each
bit, which are updated by and communicated between the check nodes and bit nodes during each step of belief
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propagation.4 In Steps 2 through 4, the belief propagation algorithm [218] iteratively updates the LLR message,
using the Tanner graph to identify those bits that are most likely to be incorrect (i.e., the codeword bits whose
(1) bit nodes are connected to the largest number of check nodes that currently contain a parity error, and (2) LLR
values indicate low confidence). Several decoding algorithms exist to perform belief propagation for LDPC codes.
The most commonly-used belief propagation algorithm is the min-sum algorithm [43, 68], a simplified version
of the original sum-product algorithm for LDPC [72, 73] with near-equivalent error correction capability [3].
During each iteration of the min-sum algorithm, the decoder identifies a set of codeword bits that likely contain
errors and thus need to be flipped. The decoder accomplishes this by (1) having each check node use its parity
check information to determine how much the LLR value of each bit should be updated by, using the most recent
LLR messages from the bit nodes; (2) having each bit node gather the LLR updates from each bit to generate a
new LLR value for the bit, using the most recent LLR messages from the check nodes; and (3) using the parity
check equations to see if the values predicted by the new LLR message for each node are correct. The min-sum
algorithm terminates under one of two conditions: (1) the predicted bit values after the most recent iteration are
all correct, which means that the decoder now has an estimate of the original codeword c , and can advance to
Step 5; or (2) the algorithm exceeds a predetermined number of iterations, at which point the decoder moves
onto the next decoding level, or returns a decoding failure if the maximum number of decoding levels have been
performed. In Step 5, once the errors are corrected, and the decoder has the original codeword c , the decoder
extracts the k-bit data messagem from the codeword. We describe the steps used by a state-of-the-art decoder in
detail below, which uses an optimized version of the min-sum algorithm that can be implemented efficiently in
hardware [78, 79].
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Fig. 37. LDPC decoding steps for a single level of hard or soft decoding.
4Note that an LLR message is not the same as the k -bit data message. The data message refers to the actual data stored within the SSD, which,
when read, is modeled in information theory as a message that is transmitted across a noisy communication channel. In contrast, an LLR
message refers to the updated LLR values for each bit of the codeword that are exchanged between the check nodes and the bit nodes during
belief propagation. Thus, there is no relationship between a data message and an LLR message.
50
Step 1—Computing the Log Likelihood Ratio (LLR): The LDPC decoder uses the probability (i.e., likelihood) that a
bit is a zero or a one to identify errors, instead of using the bit values directly. The log likelihood ratio (LLR) is the
probability that a certain bit is zero, i.e., P(x = 0|Vth), over the probability that the bit is one, i.e., P(x = 1|Vth),
given a certain threshold voltage range (Vth ) bounded by two threshold voltage values (i.e., the maximum and
the minimum voltage of the threshold voltage range) [266, 298]:
LLR = log P(x = 0|Vth)
P(x = 1|Vth) (13)
The sign of the LLR value indicates whether the bit is likely to be a zero (when the LLR value is positive) or a one
(when the LLR value is negative). A larger magnitude (i.e., absolute value) of the LLR value indicates a greater
confidence that a bit should be zero or one, while an LLR value closer to zero indicates low confidence. The bits
whose LLR values have the smallest magnitudes are the ones that are most likely to contain errors.
There are several alternatives for how to compute the LLR values. A common approach for LLR computation is
to treat a flash cell as a communication channel, where the channel takes an input program signal (i.e., the target
threshold voltage for the cell) and outputs an observed signal (i.e., the current threshold voltage of the cell) [20].
The observed signal differs from the input signal due to the various types of NAND flash memory errors. The
communication channel model allows us to break down the threshold voltage of a cell into two components:
(1) the expected signal; and (2) the additive signal noise due to errors. By enabling the modeling of these two
components separately, the communication channel model allows us to estimate the current threshold voltage
distribution of each state [20]. The threshold voltage distributions can be used to predict how likely a cell within
a certain voltage region is to belong to a particular voltage state.
One popular variant of the communication channel model assumes that the threshold voltage distribution of
each state can be modeled as a Gaussian distribution [20]. If we use the mean observed threshold voltage of each
state (denoted as µ) to represent the signal, we find that the P/E cycling noise (i.e., the shift in the distribution of
threshold voltages due to the accumulation of charge from repeated programming operations; see Section 3.1)
can be modeled as additive white Gaussian noise (AWGN) [20], which is represented by the standard deviation of
the distribution (denoted as σ ). The closed-form AWGN-based model can be used to determine the LLR value for
a cell with threshold voltage y, as follows:
LLR(y) = µ
2
1 − µ20
2σ 2 +
y(µ0 − µ1)
σ 2
(14)
where µ0 and µ1 are the mean threshold voltages for the distributions of the threshold voltage states for bit value
0 and bit value 1, respectively, and σ is the standard deviation of both distributions (assuming that the standard
deviation of each threshold voltage state distribution is equal). Since the SSD controller uses threshold voltage
ranges to categorize a flash cell, we can substitute µRj , the mean threshold voltage of the threshold voltage range
R j , in place of y in Equation 14.
The AWGN-based LLR model in Equation 14 provides only an estimate of the LLR, because (1) the actual
threshold voltage distributions observed in NAND flash memory are not perfectly Gaussian in nature [20, 162];
(2) the controller uses the mean voltage of the threshold voltage range to approximate the actual threshold voltage
of a cell; and (3) the standard deviations of each threshold voltage state distribution are not perfectly equal (see
Tables 5–7 in the Appendix). A number of methods have been proposed to improve upon the AWGN-based
LLR estimate by: (1) using nonlinear transformations to convert the AWGN-based LLR into a more accurate
LLR value [278]; (2) scaling and rounding the AWGN-based LLR to compensate for the estimation error [277];
(3) initially using the AWGN-based LLR to read the data, and, if the read fails, using the ECC information from the
failed read attempt to optimize the LLR and to perform the read again with the optimized LLR [57]; and (4) using
online and offline training to empirically determine the LLR values under a wide range of conditions (e.g., P/E
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cycle count, retention time, read disturb count) [279]. The SSD controller can either compute the LLR values at
runtime, or statically store precomputed LLR values in a table.
Once the decoder calculates the LLR values for each bit of the codeword, which we call the initial LLR message
L, the decoder starts the first iteration of the min-sum algorithm (Steps 2–4 below).
Step 2—Check Node Processing: In every iteration of the min-sum algorithm, each check node i (see Figure 36)
generates a revised check node LLR message Ri j to send to each bit node j (see Figure 36) that is connected to
check node i . The decoder computes Ri j as:
Ri j = δi jκi j (15)
where δi j is the sign of the LLR message, and κi j is the magnitude of the LLR message. The decoder determines
the values of both δi j and κi j using the bit node LLR message Q ′ji . At a high level, each check node collects LLR
values sent from each bit node (Q ′ji ), and then determines how much each bit’s LLR value should be adjusted
using the parity information available at the check node. These LLR value updates are then bundled together into
the LLR message Ri j . During the first iteration of the min-sum algorithm, the decoder sets Q ′ji = Lj , the initial
LLR value from Step 1. In subsequent iterations, the decoder uses the value of Q ′ji that was generated in Step 3 of
the previous iteration. The decoder calculates δi j , the sign of the check node LLR message, as:
δi j =
∏
J
sgn(Q ′J i ) (16)
where J represents all bit nodes connected to check node i except for bit node j. The sign of a bit node indicates
whether the value of a bit is predicted to be a zero (if the sign is positive) or a one (if the sign is negative). The
decoder calculates κi j , the magnitude of the check node LLR message, as:
κi j = min
J
|Q ′J i | (17)
In essence, the smaller the magnitude of Q ′ji is, the more uncertain we are about whether the bit should be a
zero or a one. At each check node, the decoder updates the LLR value of each bit node j, adjusting the LLR by
the smallest value of Q ′ for any of the other bits connected to the check node (i.e., the LLR value of the most
uncertain bit aside from bit j).
Step 3—Bit Node Processing: Once each check node generates the LLR messages for each bit node, we combine
the LLR messages received by each bit node to update the LLR value of the bit. The decoder first generates the LLR
messages to be used by the check nodes in the next iteration of the min-sum algorithm. The decoder calculates
the bit node LLR message Q ji to send from bit node j to check node i as follows:
Q ji = Lj +
∑
I
RI j (18)
where I represents all check nodes connected to bit node j except for check node i , and Lj is the original LLR
value for bit j generated in Step 1. In essence, for each check node, the bit node LLR message combines the LLR
messages from the other check nodes to ensure that all of the LLR value updates are propagated globally across all
of the check nodes.
Step 4—Parity Check: After the bit node processing is complete, the decoder uses the revised LLR information
to predict the value of each bit. For bit node j, the predicted bit value Pj is calculated as:
Pj = Lj +
∑
i
Ri j (19)
where i represents all check nodes connected to bit node j, including check node i , and Lj is the original LLR
value for bit j generated in Step 1. If Pj is positive, bit j of the original codeword c is predicted to be a zero;
otherwise, bit j is predicted to be a one. Once the predicted values have been computed for all bits of c , the H
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matrix is used to check the parity, by computing H · cT . If H · cT = 0, then the predicted bit values are correct, the
min-sum algorithm terminates, and the decoder goes to Step 5. Otherwise, at least one bit is still incorrect, and
the decoder goes back to Step 2 to perform the next iteration of the min-sum algorithm. In the next iteration, the
min-sum algorithm uses the updated LLR values from the current iteration to identify the next set of bits that are
most likely incorrect and need to be flipped.
The current decoding level fails to correct the data when the decoder cannot determine the correct codeword
bit values after a predetermined number of min-sum algorithm iterations. If the decoder has more soft decoding
levels left to perform, it advances to the next soft decoding level. For the new level, the SSD controller performs
an additional read operation using a different set of read reference voltages than the ones it used for the prior
decoding levels. The decoder then goes back to Step 1 to generate the new LLR information, using the output
of all of the read operations performed for each decoding level so far. We discuss how the number of decoding
levels and the read reference voltages are determined, as well as what happens if all soft decoding levels fail, in
Section 5.2.2.
Step 5—Extracting the Message from the Codeword: As we discuss above, during LDPC codeword encoding, the
generator matrixG contains the identity matrix, to ensure that the codeword c includes a verbatim version ofm.
Therefore, the decoder recovers the k-bit data messagem by simply truncating the last (n − k) bits from the n-bit
codeword c .
5.2 Error Correction Flow
For both BCH and LDPC codes, the SSD controller performs several stages of error correction to retrieve the data,
known as the error correction flow. The error correction flow is invoked when the SSD performs a read operation.
The SSD starts the read operation by using the initial read reference voltages (Vinit ial ; see Section 4.5) to read
the raw data stored within a page of NAND flash memory into the controller. Once the raw data is read, the
controller starts error correction.
Algorithm 1 lists the three stages of an example error correction flow, which can be used to decode either
BCH codes or LDPC codes. In the first stage, the ECC engine performs hard decoding on the raw data. In hard
decoding, the ECC engine uses only the hard bit value information (i.e., either a 1 or a 0) read for a cell using a
single set of read reference voltages. If the first stage succeeds (i.e., the controller detects that the error rate of the
data after correction is lower than a predetermined threshold), the flow finishes. If the first stage fails, then the
flow moves on to the second stage of error correction. The second stage differs significantly for BCH and for
LDPC, which we discuss below. If the second stage succeeds, the flow terminates; otherwise, the flow moves to
the third stage of error correction. In the third stage, the controller tries to correct the errors using the more
expensive superpage-level parity recovery (see Section 1.3.10). The steps for superpage-level parity recovery are
shown in the third stage of Algorithm 1. If the data can be extracted successfully from the other pages in the
superpage, the data from the target page can be recovered. Whenever data is successfully decoded or recovered,
the data is sent to the host (and it is also reprogrammed into a new physical page to ensure that the corrected data
values are stored for the logical page). Otherwise, the SSD controller reports an uncorrectable error to the host.
Figure 38 compares the error correction flow with BCH codes to the flow with LDPC codes. Next, we discuss
the flows used with both BCH codes (Section 5.2.1) and LDPC codes (Section 5.2.2).
5.2.1 Flow Stages for BCH Codes. An example flow of the stages for BCH decoding is shown on the left-hand
side of Figure 38a. In the first stage, the ECC engine performs BCH hard decoding on the raw data, which reports
the total number of bit errors in the data. If the data cannot be corrected by the implemented BCH codes, many
controllers invoke read-retry (Section 4.4) or read reference voltage optimization (Section 4.5) to find a new set of
read reference voltages (Vr ef ) that lower the raw bit error rate of the data from the error rate when using Vinit ial .
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Algorithm 1 Example BCH/LDPC Error Correction Procedure
Cai et al . : Error Characterization, Mitigation, and Recovery in Flash-Memory-Based SSDs
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V I.  ER ROR COR R ECTION A ND DATA 
R ECOV ERY TECHNIQU ES
Now that we have described a variety of error mitigation 
mechanisms that can target various types of error sources, 
we turn our attention to the error correction flow that is 
employed in modern SSDs as well as data recovery tech-
niques that can be employed when the error correction flow 
fails to produce correct data.
Modern SSDs typically employ one of two types of 
ECC. Bose–Chaudhuri–Hocquenghem (BCH) codes 
allow for the correction of multiple bit errors [9], [10], 
[92], [93], and are used to correct the errors observed dur-
ing a single read from the NAND flash memory [10]. Low-
density parity-check (LDPC) codes employ information 
accumulated over multiple read operations to determine 
the likelihood of each cell containing a bit value 1 or a bit 
value 0 [9], [94], [95], providing stronger protection at 
the cost of greater decoding latency and storage overhead 
[11], [73].
In this section, we briefly overview how an SSD performs 
error correction when reading data. We first go through an 
example error correction flow for an SSD that uses either 
BCH codes (Section VI-A) or LDPC codes (Section VI-B). 
Next, we compare the error correction strength (i.e., the 
number of errors that ECC can correct) when we employ 
BCH codes or LDPC codes in an SSD (Section VI-C). Then, 
we discuss techniques that can rescue data from an SSD 
when the BCH/LDPC decoding fails to correct all errors 
(Section VI-D).
A. Error Correction Flow With BCH Codes
The SSD starts a read operation by using the initial read 
reference voltages ( V initial ; see Section V-E) to read the raw 
data stored within a page of NAND flash memory into the 
controller. Once the raw data is read, the controller starts 
error correction. We first look at the error correction flow 
using BCH codes [9], [10], [92], [93]. An example flow of 
the stages for BCH decoding is listed in Algorithm 1, and is 
shown on the left-hand side of Fig. 30(a). In the first stage, 
the ECC engine performs BCH decoding on the raw data, 
which reports the total number of bit errors in the data. 
If the data cannot be corrected by the implemented BCH 
codes, many controllers invoke read-retry (Section V-D) or 
read reference voltage optimization (Section V-E) to find a 
new set of read reference voltages ( V ref ) that lower the raw 
bit error rate of the data from the error rate when using 
V initial . The controller uses the new  V ref values to read the 
data again, and then repeats the BCH decoding. BCH decod-
ing is hard decoding, where the ECC engine can only use the 
hard bit value information (i.e., either a 1 or a 0) read for a 
cell using a single set of read reference voltages.
Algorithm 1: Example BCH/LDPC Error Correction 
Procedure
First Stage: BCH/LDPC Hard Decoding
Controller gets stored Vinitial values to use as Vref
Flash chips read page using Vref
ECC decoder decodes BCH/LDPC
if ECC succeeds then
Controller sends data to host; exit algorithm
else if number of stage iterations not exceeded then
Controller invokes Vref optimization to new Vref;
repeats stage
end
Second Stage (BCH only): NAC
Controller reads immediately-adjacent wordline W
while ECC fails and all possible voltage states for
adjacent wordline not yet tried do
Controller goes to next neighbor voltage state V
Controller sets Vref based on neighbor voltage state V
Flash chips read page using Vref
Controller corrects cells adjacent to W’s cells that
were programmed to V
ECC decoder decodes BCH
if ECC succeeds then
Controller sends data to host; exit algorithm
end
end
Second Stage (LDPC only): Level X LDPC Soft Decoding
while ECC fails and X < maximum level N do
Controller selects optimal value of Vref
X
Flash chips do read-retry using Vref
X
Controller recomputes LLRXR0 to LLRX
RX
ECC decoder decodes LDPC
if ECC succeeds then
Controller sends data to host; exit algorithm
else
Controller goes to soft decoding level X + 1
end
end
Third Stage: Superpage-Level Parity Recovery
Flash chips read all other pages in the superpage
Controller XORs all other pages in the superpage
if data extraction succeeds then
Controller sends data to host
else
Controller reports uncorrectable error
end
If the controller exhausts the maximum number of read 
attempts (specified as a parameter in the controller), it 
employs correction techniques such as neighbor-cell-assisted 
correction (NAC; see Section V-B) to further reduce the error 
rate, as shown in the second BCH stage of Algorithm 1. If NAC 
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Fig. 38. (a) Example error correction flow using BCH codes and LDPC codes, with average latency of each BCH/LDPC stage.
(b) The corresponding codeword failure rate for each LDPC stage. Adapted from [15].
The controller uses the new Vr ef values to read the data again, and then repeats the BCH decoding. We discuss
the algorithm used to perform decoding for BCH codes in Section 5.1.1.
If the controller exhausts the maximum number of read attempts (specified as a parameter in the controller), it
employs correction techniques such as neighbor-cell-assisted correction (NAC; see Section 4.2) to further reduce
the error rate, as shown in the second BCH stage of Algorithm 1. If NAC cannot successfully read the data,
the controller then tries to correct the errors using the more expensive superpage-level parity recovery (see
Section 1.3.10).
5.2.2 Flow Stages for LDPC Codes. An example flow of the stages for LDPC decoding is shown on the right-
hand side of Figure 38a. LDPC decoding consists of three major steps. First, the SSD controller performs LDPC
hard decoding, where the controller reads the data using the optimal read reference voltages. The process for
LDPC hard decoding is similar to that of BCH hard decoding (as shown in the first stage of Algorithm 1), but
does not typically invoke read-retry if the first read attempt fails. Second, if LDPC hard decoding cannot correct
all of the errors, the controller uses LDPC soft decoding to decode the data (which we describe in detail below).
Third, if LDPC soft decoding also cannot correct all of the errors, the controller invokes superpage-level parity.
We discuss the algorithm used to perform hard and soft decoding for LDPC codes in Section 5.1.2.
Soft Decoding. Unlike BCH codes, which require the invocation of expensive superpage-level parity recovery
immediately if the hard decoding attempts (i.e., BCH hard decoding with read-retry or NAC) fail to return correct
data, LDPC decoding fails more gracefully: it can performmultiple levels of soft decoding (shown in the second stage
of Algorithm 1) after hard decoding fails before invoking superpage-level parity recovery [266, 298]. The key idea
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of soft decoding is to use soft information for each cell (i.e., the probability that the cell contains a 1 or a 0) obtained
from multiple reads of the cell via the use of different sets of read reference voltages [64, 72, 73, 167, 243, 298].
Soft information is typically represented by the log likelihood ratio (LLR; see Section 5.1.2).
Every additional level of soft decoding (i.e., the use of a new set of read reference voltages, which we call V Xref
for level X ) increases the strength of the error correction, as the level adds new information about the cell (as
opposed to hard decoding, where a new decoding step simply replaces prior information about the cell). The new
read reference voltages, unlike the ones used for hard decoding, are optimized such that the amount of useful
information (or mutual information) provided to the LDPC decoder is maximized [266]. Thus, the use of soft
decoding reduces the frequency at which superpage-level parity needs to be invoked.
Figure 39 illustrates the read reference voltages used during LDPC hard decoding and during the first two
levels of LDPC soft decoding. At each level, a new read reference voltage is applied, which divides an existing
threshold voltage range into two ranges. Based on the bit values read using the various read reference voltages,
the SSD controller bins each cell into a certain Vth range, and sends the bin categorization of all the cells to the
LDPC decoder. For each cell, the decoder applies an LLR value, precomputed by the SSD manufacturer, which
corresponds to the cell’s bin and decodes the data. For example, as shown in the bottom of Figure 39, the three
read reference voltages in Level 2 soft decoding form four threshold voltage ranges (i.e., R0–R3). Each of these
ranges corresponds to a different LLR value (i.e., LLRR02 to LLRR32 , where LLR
Rj
i is the LLR value for range R j in
soft decoding level i). Compared with hard decoding (shown at the top of Figure 39), which has only two LLR
values, Level 2 soft decoding provides more accurate information to the decoder, and thus has stronger error
correction capability.
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Fig. 39. LDPC hard decoding and the first two levels of LDPC soft decoding, showing theVr ef value added at each level, and
the resulting threshold voltage ranges (R0–R3) used for flash cell categorization. Adapted from [15].
Determining the Number of Soft Decoding Levels. If the final level of soft decoding, i.e., level N in
Figure 38a, fails, the controller attempts to read the data using superpage-level parity (see Section 1.3.10). The
number of levels used for soft decoding depends on the improved reliability that each additional level provides,
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taking into account the latency of performing additional decoding. Figure 38b shows a rough estimation of
the average latency and the codeword failure rate for each stage. There is a tradeoff between the number of
levels employed for soft decoding and the expected read latency. For a smaller number of levels, the additional
reliability can be worth the latency penalty. For example, while a five-level soft decoding step requires up to
480 µs, it effectively reduces the codeword failure rate by five orders of magnitude. This not only improves overall
reliability, but also reduces the frequency of triggering expensive superpage-level parity recovery, which can take
around 10ms [86]. However, manufacturers limit the number of levels, as the benefit of employing an additional
soft decoding level (which requires more read operations) becomes smaller due to diminishing returns in the
number of additional errors corrected.
5.3 BCH and LDPC Error Correction Strength
BCH and LDPC codes provide different strengths of error correction. While LDPC codes can offer a stronger error
correction capability, soft LDPC decoding can lead to a greater latency for error correction. Figure 40 compares
the error correction strength of BCH codes, hard LDPC codes, and soft LDPC codes [85]. The x-axis shows the
raw bit error rate (RBER) of the data being corrected, and the y-axis shows the uncorrectable bit error rate (UBER),
or the error rate after correction, once the error correction code has been applied. The UBER is defined as the
ECC codeword (see Section 1.3.7) failure rate divided by the codeword length [103]. To ensure a fair comparison,
we choose a similar codeword length for both BCH and LDPC codes, and use a similar coding rate (0.935 for
BCH, and 0.936 for LDPC) [85]. We make two observations from Figure 40.
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First, we observe that the error correction strength of the hard LDPC code is similar to that of the BCH codes.
Thus, on its own, hard LDPC does not provide a significant advantage over BCH codes, as it provides an equivalent
degree of error correction with similar latency (i.e., one read operation). Second, we observe that soft LDPC
decoding provides a significant advantage in error correction capability. Contemporary SSD manufacturers target
a UBER of 10−16 [103]. The example BCH code with a coding rate of 0.935 can successfully correct data with
an RBER of 1.0 × 10−3 while remaining within the target UBER. The example LDPC code with a coding rate
of 0.936 is more successful with soft decoding, and can correct data with an RBER as high as 5.0 × 10−3 while
remaining within the target UBER, based on the error rate extrapolation shown in Figure 40. While soft LDPC
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can tolerate up to five times the raw bit errors as BCH, this comes at a cost of latency (not shown on the graph),
as soft LDPC can require several additional read operations after hard LDPC decoding fails, while BCH requires
only the original read.
To understand the benefit of LDPC codes over BCH codes, we need to consider the combined effect of hard
LDPC decoding and soft LDPC decoding. As discussed in Section 5.2.2, soft LDPC decoding is invoked only when
hard LDPC decoding fails. To balance error correction strength with read performance, SSD manufacturers can
require that the hard LDPC failure rate cannot exceed a certain threshold, and that the overall read latency (which
includes the error correction time) cannot exceed a certain target [85, 86]. For example, to limit the impact of
error correction on read performance, a manufacturer can require 99.99% of the error correction operations to
be completed after a single read. To meet our example requirement, the hard LDPC failure rate should not be
greater than 10−4 (i.e., 99.99%), which corresponds to an RBER of 2.0 × 10−3 and a UBER of 10−8 (shown as Soft
LDPC Trigger Point in Figure 40). For only the data that contains one or more failed codewords, soft LDPC is
invoked (i.e., soft LDPC is invoked only 0.01% of the time). For our example LDPC code with a coding rate of
0.936, soft LDPC decoding is able to correct these codewords: for an RBER of 2.0 × 10−3, using soft LDPC results
in a UBER well below 10−16, as shown in Figure 40.
To gauge the combined effectiveness of hard and soft LDPC codes, we calculate the overhead of using the
combined LDPC decoding over using BCH decoding. If 0.01% of the codeword corrections fail, we can assume
that in the worst case, each failed codeword resides in a different flash page. As the failure of a single codeword
in a flash page causes soft LDPC to be invoked for the entire flash page, our assumption maximizes the number
of flash pages that require soft LDPC decoding. For an SSD with four codewords per flash page, our assumption
results in up to 0.04% of the data reads requiring soft LDPC decoding. Assuming that the example soft LDPC
decoding requires seven additional reads, this corresponds to 0.28% more reads when using combined hard and
soft LDPC over BCH codes. Thus, with a 0.28% overhead in the number of reads performed, the combined hard
and soft LDPC decoding provides twice the error correction strength of BCH codes (shown as Improvement in
RBER in Figure 40).
In our example, the lifetime of an SSD is limited by both the UBER and whether more than 0.01% of the
codeword corrections invoke soft LDPC, to ensure that the overhead of error correction does not significantly
increase the read latency [85]. In this case, when the lifetime of the SSD ends, we can still read out the data
correctly from the SSD, albeit at an increased read latency. This is because even though we capped the SSD lifetime
to an RBER of 2.0 × 10−3 in our example shown in Figure 40, soft LDPC is able to correct data with an RBER as
high as 5.0× 10−3 while still maintaining an acceptable UBER (10−16) based on the error rate extrapolation shown.
Thus, LDPC codes have a margin, which we call the reliability margin and show in Figure 40. This reliability
margin enables us to trade off lifetime with read latency.
We conclude that with a combination of hard and soft LDPC decoding, an SSD can offer a significant improve-
ment in error correction strength over using BCH codes.
5.4 SSD Data Recovery
When the number of errors in data exceeds the ECC correction capability and the error correction techniques in
Sections 5.2.1 and 5.2.2 are unable to correct the read data, then data loss can occur. At this point, the SSD is
considered to have reached the end of its lifetime. In order to avoid such data loss and recover (or, rescue) the
data from the SSD, we can harness our understanding of data retention and read disturb behavior. The SSD
controller can employ two conceptually similar mechanisms, Retention Failure Recovery (RFR) [22] and Read
Disturb Recovery (RDR) [21], to undo errors that were introduced into the data as a result of data retention and
read disturb, respectively. The key idea of both of these mechanisms is to exploit the wide variation of different
flash cells in their susceptibility to data retention loss and read disturbance effects, respectively, in order to correct
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some of the errors without the assistance of ECC so that the remaining error count falls within the ECC error
correction capability.
When a flash page read fails (i.e., uncorrectable errors exist), RFR and RDR record the current threshold voltages
of each cell in the page using the read-retry mechanism (see Section 4.4), and identify the cells that are susceptible
to generating errors due to retention and read disturb (i.e., cells that lie at the tails of the threshold voltage
distributions of each state, where the distributions overlap with each other), respectively. We observe that some
flash cells are more likely to be affected by retention leakage and read disturb than others, as a result of process
variation [21, 22]. We call these cells retention/read disturb prone, while cells that are less likely to be affected are
called retention/read disturb resistant. RFR and RDR classify the susceptible cells as retention/read disturb prone
or resistant by inducing even more retention and read disturb on the failed flash page, and then recording the
new threshold voltages of the susceptible cells. We classify the susceptible cells by observing the magnitude of
the threshold voltage shift due to the additional retention/read disturb induction.
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Fig. 41. Some retention-prone (P) and retention-resistant (R) cells are incorrectly read after charge leakage due to retention
time. RFR identifies and corrects the incorrectly read cells based on their leakage behavior. Reproduced from [15].
Figure 41 shows how the threshold voltage of a retention-prone cell (i.e., a fast-leaking cell, labeled P in the
figure) decreases over time (i.e., the cell shifts to the left) due to retention leakage, while the threshold voltage of
a retention- resistant cell (i.e., a slow-leaking cell, labeled R in the figure) does not change significantly over time.
Retention Failure Recovery (RFR) uses this classification of retention- prone versus retention-resistant cells to
correct the data from the failed page without the assistance of ECC. Without loss of generality, let us assume that
we are studying susceptible cells near the intersection of two threshold voltage distributions X and Y, where Y
contains higher voltages than X. Figure 41 highlights the region of cells considered susceptible by RFR using a
box, labeled Susceptible. A susceptible cell within the box that is retention prone likely belongs to distribution
Y, as a retention-prone cell shifts rapidly to a lower voltage (see the circled cell labeled P within the susceptible
region in the figure). A retention-resistant cell in the same susceptible region likely belongs to distribution X (see
the boxed cell labeled R within the susceptible region in the figure).
Similarly, Read Disturb Recovery (RDR) uses the classification of read disturb prone versus read disturb resistant
cells to correct data. For RDR, disturb-prone cells shift more rapidly to higher voltages, and are thus likely to
belong to distribution X, while disturb-resistant cells shift little and are thus likely to belong to distribution Y.
Both RFR and RDR correct the bit errors for the susceptible cells based on such expected behavior, reducing the
number of errors that ECC needs to correct.
RFR and RDR are highly effective at reducing the error rate of failed pages, reducing the raw bit error rate by
50% and 36%, respectively, as shown in our prior works [21, 22], where more detailed information and analyses
can be found.
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6 EMERGING RELIABILITY ISSUES FOR 3D NAND FLASH MEMORY
While the demand for NAND flash memory capacity continues to grow, manufacturers have found it increas-
ingly difficult to rely on manufacturing process technology scaling to achieve increased capacity [210]. Due
to a combination of limitations in manufacturing process technology and the increasing reliability issues as
manufacturers move to smaller process technology nodes, planar (i.e., 2D) NAND flash scaling has become
difficult for manufacturers to sustain. This has led manufacturers to seek alternative approaches to increase
NAND flash memory capacity.
Recently, manufacturers have begun to produce SSDs that contain three-dimensional (3D) NAND flash mem-
ory [98, 112, 177, 178, 210, 292]. In 3D NAND flash memory, multiple layers of flash cells are stacked vertically
to increase the density and to improve the scalability of the memory [292]. In order to achieve this stacking,
manufacturers have changed a number of underlying properties of the flash memory design. In this section, we
examine these changes, and discuss how they affect the reliability of the flash memory devices. In Section 6.1, we
discuss the flash memory cell design commonly used in contemporary 3D NAND flash memory, and how these
cells are organized across the multiple layers. In Section 6.2, we discuss how the reliability of 3D NAND flash
memory compares to the reliability of the planar NAND flash memory that we have studied so far in this work.
Table 4 summarizes the differences observed in 3D NAND flash memory reliability. In Section 6.3, we briefly
discuss error mitigation mechanisms that cater to emerging reliability issues in 3D NAND flash memory.
Table 4. Changes in behavior of different types of errors in 3DNAND flashmemory, compared to planar (i.e., two-dimensional)
NAND flash memory. See Section 6.2 for a detailed discussion.
Error Type Change in 3D vs. Planar
P/E Cycling 3D is less susceptible,
(Section 3.1) due to current use of charge trap transistors for flash cells
Program 3D is less susceptible for now,
(Section 3.2) due to use of one-shot programming (see Section 2.4)
Cell-to-Cell Interference 3D is less susceptible for now,
(Section 3.3) due to larger manufacturing process technology
Data Retention 3D is more susceptible,
(Section 3.4) due to early retention loss
Read Disturb 3D is less susceptible for now,
(Section 3.5) due to larger manufacturing process technology
6.1 3D NAND Flash Design and Operation
As we discuss in Section 2.1, NAND flash memory stores data as the threshold voltage of each flash cell. In planar
NAND flash memory, we achieve this using a floating-gate transistor as a flash cell, as shown in Figure 6. The
floating-gate transistor stores charge in the floating gate of the cell, which consists of a conductive material. The
floating gate is surrounded on both sides by an oxide layer. When high voltage is applied to the control gate of
the transistor, charge can migrate through the oxide layers into the floating gate due to Fowler-Nordheim (FN)
tunneling [69] (see Section 2.4).
Most manufacturers use a charge trap transistor [65, 268] as the flash cell in 3D NAND flash memories, instead of
using a floating-gate transistor. Figure 42 shows the cross section of a charge trap transistor. Unlike a floating-gate
transistor, which stores data in the form of charge within a conductive material, a charge trap transistor stores
data as charge within an insulating material, known as the charge trap. In a 3D circuit, the charge trap wraps
around a cylindrical transistor substrate, which contains the source (labeled S in Figure 42) and drain (labeled D
in the figure), and a control gate wraps around the charge trap. This arrangement allows the channel between the
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source and drain to form vertically within the transistor. As is the case with a floating-gate transistor, a tunnel
oxide layer exists between the charge trap and the substrate, and a gate oxide layer exists between the charge
trap and the control gate.
S u
b s
t r a
t e
Source
Drain
Charge Trap
(Insulator)
Control Gate
Gate Oxide
Tunnel Oxide
Fig. 42. Cross section of a charge trap transistor, used as a flash cell in 3D charge trap NAND flash memory.
Despite the change in cell structure, the mechanism for transferring charge into and out of the charge
trap is similar to the mechanism for transferring charge into and out of the floating gate. In 3D NAND flash
memory, the charge trap transistor typically employs FN tunneling to change the threshold voltage of the charge
trap [115, 210].5 When high voltage is applied to the control gate, electrons are injected into the charge trap from
the substrate. As this behavior is similar to how electrons are injected into a floating gate, read, program, and
erase operations remain the same for both planar and 3D NAND flash memory.
Figure 43 shows how multiple charge trap transistors are physically organized within 3D NAND flash memory
to form flash blocks, wordlines, and bitlines (see Section 2.2). As mentioned above, the channel within a charge
trap transistor forms vertically, as opposed to the horizontal channel that forms within a floating-gate transistor.
The vertical orientation of the channel allows us to stack multiple transistors on top of each other (i.e., along the
z-axis) within the chip, using 3D-stacked circuit integration. The vertically-connected channels form one bitline
of a flash block in 3D NAND flash memory. Unlike in planar NAND flash memory, where only the substrates
of flash cells on the same bitline are connected together, flash cells along the same bitline in 3D NAND flash
memory share a common substrate and a common insulator (i.e., charge trap). The FN tunneling induced by
the control gate of the transistor forms a tunnel only in a local region of the insulator, and, thus, electrons are
injected only into that local region. Due to the strong insulating properties of the material used for the insulator,
different regions of a single insulator can have different voltages. This means that each region of the insulator
can store a different data value, and thus, the data of multiple 3D NAND flash memory cells can be stored reliably
in a single insulator. This is because the FN tunneling induced by the control gate of the transistor forms a tunnel
only in a local region of the insulator, and, thus, electrons are injected only into that local region.
Each cell along a bitline belongs to a different layer of the flash memory chip. Thus, a bitline crosses all of the
layers within the chip. Contemporary 3D NAND flash memory contains 24–96 layers [66, 112, 122, 210, 260, 292].
Along the y-axis, the control gates of cells within a single layer are connected together to form one wordline of a
flash block. As we show in Figure 43, a block in 3D NAND flash memory consists of all of the flash cells within
the same y-z plane (i.e., all cells that have the same coordinate along the x-axis). Note that, while not depicted in
Figure 43, each bitline within a 3D NAND flash block includes a sense amplifier and two selection transistors
used to select the bitline (i.e., the SSL and GSL transistors; see Section 2.2). The sense amplifier and selection
transistors are connected in series with the charge trap transistors that belong to the same bitline, in a similar
5Note that not all charge trap transistors rely on FN tunneling. Charge trap transistors used for NOR flash memory change their threshold
voltage using channel hot electron injection, also known as hot carrier injection [166].
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Fig. 43. Organization of flash cells in an M-layer 3D charge trap NAND flash memory chip, where each block consists of
M wordlines and N bitlines.
manner to the connections shown for a planar NAND flash block in Figure 8. More detail on the circuit-level
design of 3D NAND flash memory can be found in [102, 115, 137, 255].
Due to the use of multiple layers of flash cells within a single NAND flash memory chip, which greatly
increases capacity per unit area, manufacturers can achieve high cell density without the need to use small
manufacturing process technologies. For example, state-of-the-art planar NAND flash memory uses the 15–19 nm
feature size [162, 212]. In contrast, contemporary 3D NAND flash memory uses larger feature sizes (e.g., 30–
50 nm) [231, 292]. The larger feature sizes reduce manufacturing costs, as their corresponding manufacturing
process technologies are much more mature and have a higher yield than the process technologies used for small
feature sizes. As we discuss in Section 6.2, the larger feature size also has an effect on the reliability of 3D NAND
flash memory.
6.2 Errors in 3D NAND Flash Memory
While the high-level behavior of 3D NAND flash memory is similar to the behavior of 2D planar NAND flash
memory, there are a number of differences between the reliability of 3D NAND flash and planar NAND flash,
which we summarize in Table 4. There are two reasons for the differences in reliability: (1) the use of charge trap
transistors instead of floating-gate transistors, and (2) moving to a larger manufacturing process technology. We
categorize the changes based on the reason for the change below.
Effects of Charge Trap Transistors. Compared to the reliability issues discussed in Section 3 for planar
NAND flash memory, the use of charge trap transistors introduces two key differences: (1) early retention
loss [47, 183, 292], and (2) a reduction in P/E cycling errors [210, 292].
First, early retention loss refers to the rapid leaking of electrons from a flash cell soon after the cell is
programmed [47, 292]. Early retention loss occurs in 3D NAND flash memory because charge can now migrate
out of the charge trap in three dimensions. In planar NAND flash memory, charge leakage due to retention occurs
across the tunnel oxide, which occupies two dimensions (see Section 3.4). In 3D NAND flash memory, charge can
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leak across both the tunnel oxide and the insulator that is used for the charge trap, i.e., across three dimensions.
The additional charge leakage takes place for only a few seconds after cell programming. After a few seconds
have passed, the impact of leakage through the charge trap decreases, and the long-term cell retention behavior
is similar to that of flash cells in planar NAND flash memory [47, 183, 292].
Second, P/E cycling errors (see Section 3.1) reduce with 3D NAND flash memory because the tunneling oxide
in charge trap transistors is less susceptible to breakdown than the oxide in floating-gate transistors during
high-voltage operation [183, 292]. As a result, the oxide is less likely to contain trapped electrons once a cell is
erased, which in turn makes it less likely that the cell is subsequently programmed to an incorrect threshold
voltage. One benefit of the reduction in P/E cycling errors is that the endurance (i.e., the maximum P/E cycle
count) for a 3D flash memory cell has increased by more than an order of magnitude [211, 213].
Effects of Larger Manufacturing Process Technologies. Due to the use of larger manufacturing process
technologies for 3D NAND flash memory, many of the errors that we observe in 2D planar NAND flash (see
Section 3) are not as prevalent in 3D NAND flash memory. For example, while read disturb is a prominent source
of errors at small feature sizes (e.g., 20–24 nm), its effects are small at larger feature sizes [21]. Likewise, there
are much fewer errors due to cell-to-cell program interference (see Section 3.3) in 3D NAND flash memory, as
the physical distance between neighboring cells is much larger due to the increased feature size. As a result,
both cell-to-cell program interference and read disturb are currently not major issues in 3D NAND flash memory
reliability [210, 213, 292].
One advantage of the lower cell-to-cell program interference is that 3D NAND flash memory uses the older
one-shot programming algorithm [211, 213, 293] (see Section 2.4). In planar NAND flash memory, one-shot
programming was replaced by two-step programming (for MLC) and foggy-fine programming (for TLC) in order
to reduce the impact of cell-to-cell program interference on fully-programmed cells (as we describe in Section 2.4).
The lower interference in 3D NAND flash memory makes two-step and foggy-fine programming unnecessary.
As a result, none of the cells in 3D NAND flash memory are partially-programmed, significantly reducing the
number of program errors (see Section 3.2) that occur [213].
Unlike the effects on reliability due to the use of a charge trap transistor, which are likely longer-term, the
effects on reliability due to the use of larger manufacturing process technologies are expected to be shorter-term.
As manufacturers seek to further increase the density of 3D NAND flash memory, they will reach an upper
limit for the number of layers that can be integrated within a 3D-stacked flash memory chip, which is currently
projected to be in the range of 300–512 layers [139, 152]. At that point, manufacturers will once again need
to scale down the chip to smaller manufacturing process technologies [292], which, in turn, will reintroduce
high amounts of read disturb and cell-to-cell program interference (just as it happened for planar NAND flash
memory [21, 23, 31, 133, 209]).
6.3 Changes in Error Mitigation for 3D NAND Flash Memory
Due to the reduction in a number of sources of errors, fewer error mitigation mechanisms are currently needed
for 3D NAND flash memory. For example, because the number of errors introduced by cell-to-cell program
interference is currently low, manufacturers have reverted to using one-shot programming (see Section 2.4) for 3D
NAND flash [211, 213, 293]. As a result of the currently small effect of read disturb errors, mitigation and recovery
mechanisms for read disturb (e.g., pass-through voltage optimization in Section 4.5, Read Disturb Recovery in
Section 5.4) may not be needed, for the time being. We expect that once 3D NAND flash memory begins to
scale down to smaller manufacturing process technologies, approaching the current feature sizes used for planar
NAND flash memory, there will be a significant need for 3D NAND flash memory to use many, if not all, of the
error mitigation mechanisms we discuss in Section 4.
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To our knowledge, no mechanisms have been designed yet to reduce the impact of early retention loss, which
is a new error mechanism in 3D NAND flash memory. This is in part due to the reduced overall impact of
retention errors in 3D NAND flash memory compared to planar NAND flash memory [47], since a larger cell
contains a greater number of electrons than a smaller cell at the same threshold voltage. As a result, existing
refresh mechanisms (see Section 4.3) can be used to tolerate errors introduced by early retention loss with
little modification. However, as 3D NAND flash memory scales into future smaller technology nodes, the early
retention loss problem may require new mitigation techniques.
At the time of writing, only a few rigorous studies examine error characteristics of and error mitigation
techniques for 3D NAND flash memories. An example of such a study is by Luo et al. [164], which (1) examines
the self-recovery effect in 3D NAND flash memory, where the damage caused by wearout due to P/E cycling (see
Section 3.1) can be repaired by detrapping electrons that are inadvertently trapped in flash cells; (2) examines
how the operating temperature of 3D NAND flash memory affects the raw bit error rate; (3) comprehensively
models the impact of wearout, data retention, self-recovery, and temperature on 3D NAND flash reliability; and
(4) proposes a new technique to mitigate errors in 3D NAND flash memory using this comprehensive model.
Other such studies (1) may expose additional sources of errors that have not yet been observed, and that may be
unique to 3D NAND flash memory; and (2) can enable a solid understanding of current error mechanisms in 3D
NAND flash memory so that appropriate specialized mitigation mechanisms can be developed. We expect that
future works will experimentally examine such sources of errors, and will potentially introduce novel mitigation
mechanisms for these errors. Thus, the field (both academia and industry) is currently in much need of rigorous
experimental characterization and analysis of 3D NAND flash memory devices.
7 SIMILAR ERRORS IN OTHER MEMORY TECHNOLOGIES
As we discussed in Section 3, there are five major sources of errors in flash-memory-based SSDs. Many of these
error sources can also be found in other types of memory and storage technologies. In this section, we take a brief
look at the major reliability issues that exist within DRAM and in emerging nonvolatile memories. In particular,
we focus on DRAM in our discussion, as modern SSD controllers have access to dedicated DRAM of considerable
capacity (e.g., 1GB for every 1 TB of SSD capacity), which exists within the SSD package (see Section 1). Major
sources of errors in DRAM include data retention, cell-to-cell interference, and read disturb. There is a wide body
of work on mitigation mechanisms for the DRAM and emerging memory technology errors we describe in this
section, but we explicitly discuss only a select number of them here, since a full treatment of such mechanisms is
out of the scope of this current chapter.
7.1 Cell-to-Cell Interference Errors in DRAM
One similarity between the capacitive DRAM cell and the floating-gate cell in NAND flash memory is that they
are both vulnerable to cell-to-cell interference. In DRAM, one important way in which cell-to-cell interference
exhibits itself is the data-dependent retention behavior, where the retention time of a DRAM cell is dependent on
the values written to nearby DRAM cells [116–119, 157, 214]. This phenomenon is called data pattern dependence
(DPD) [157]. Data pattern dependence in DRAM is similar to the data-dependent nature of program interference
that exists in NAND flash memory (see Section 3.3). Within DRAM, data dependence occurs as a result of parasitic
capacitance coupling (between DRAM cells). Due to this coupling, the amount of charge stored in one cell’s
capacitor can inadvertently affect the amount of charge stored in an adjacent cell’s capacitor [116–119, 157, 214].
As DRAM cells become smaller with technology scaling, cell-to-cell interference worsens because parasitic
capacitance coupling between cells increases [116, 157]. More findings on cell-to-cell interference and the data-
dependent nature of cell retention times in DRAM, along with experimental data obtained from modern DRAM
chips, can be found in our prior works [34, 116–119, 157, 214, 223].
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7.2 Data Retention Errors in DRAM
DRAM uses the charge within a capacitor to represent one bit of data. Much like the floating gate within NAND
flash memory, charge leaks from the DRAM capacitor over time, leading to data retention issues. Charge leakage
in DRAM, if left unmitigated, can lead to much more rapid data loss than the leakage observed in a NAND flash
cell. While leakage from a NAND flash cell typically leads to data loss after several days to years of retention time
(see Section 3.4), leakage from a DRAM cell leads to data loss after a retention time on the order of milliseconds to
seconds [157].
The retention time of a DRAM cell depends upon several factors, including (1) manufacturing process variation
and (2) temperature [157]. Manufacturing process variation affects the amount of current that leaks from each
DRAM cell’s capacitor and access transistor [157]. As a result, the retention time of the cells within a single DRAM
chip vary significantly, resulting in strong cells that have high retention times andweak cells that have low retention
times within each chip. The operating temperature affects the rate at which charge leaks from the capacitor.
As the operating temperature increases, the retention time of a DRAM cell decreases exponentially [83, 157].
Figure 44 shows the change in retention time as we vary the operating temperature, as measured from real
DRAM chips [157]. In Figure 44, we normalize the retention time of each cell to its retention time at an operating
temperature of 50 ◦C. As the number of cells is large, we group the normalized retention times into bins, and
plot the density of each bin. We draw two exponential-fit curves: (1) the peak curve, which is drawn through
the most populous bin at each temperature measured; and (2) the tail curve, which is drawn through the lowest
non-zero bin for each temperature measured. Figure 44 provides us with three major conclusions about the
relationship between DRAM cell retention time and temperature. First, both of the exponential-fit curves fit well,
which confirms the exponential decrease in retention time as the operating temperature increases in modern
DRAM devices. Second, the retention times of different DRAM cells are affected very differently by changes in
temperature. Third, the variation in retention time across cells increases greatly as temperature increases. More
analysis of factors that affect DRAM retention times can be found in our recent works [116–119, 157, 214, 223].
Due to the rapid charge leakage from DRAM cells, a DRAM controller periodically refreshes all DRAM cells in
place [35, 104, 116, 157, 158, 214, 223] (similar to the techniques discussed in Section 4.3, but at a much smaller
time scale). DRAM standards require a DRAM cell to be refreshed once every 64ms [104]. As the density of
DRAM continues to increase over successive product generations (e.g., by 128x between 1999 and 2017 [34, 37]),
enabled by the scaling of DRAM to smaller manufacturing process technology nodes [169], the performance
and energy overheads required to refresh an entire DRAM module have grown significantly [35, 158]. It is
expected that the refresh problem will get worse and limit DRAM density scaling, as described in a recent work
by Samsung and Intel [114] and by our group [158]. Refresh operations in DRAM cause both (1) performance loss
and (2) energy waste, both of which together lead to a difficult technology scaling challenge. Refresh operations
degrade performance due to three major reasons. First, refresh operations increase the memory latency, as a
request to a DRAM bank that is refreshing must wait for the refresh latency before it can be serviced. Second,
they reduce the amount of bank-level parallelism available to requests, as a DRAM bank cannot service requests
during refresh. Third, they decrease the row buffer hit rate, as a refresh operation causes all open rows in a
bank to be closed. When a DRAM chip scales to a greater capacity, there are more DRAM rows that need to
be refreshed. As Figure 45a shows, the amount of time spent on each refresh operation scales linearly with the
capacity of the DRAM chip. The additional time spent on refresh causes the DRAM data throughput loss due to
refresh to become more severe in denser DRAM chips, as shown in Figure 45b. For a chip with a density of 64Gbit,
nearly 50% of the data throughput is lost due to the high amount of time spent on refreshing all of the rows in
the chip. The increased refresh time also increases the effect of refresh on power consumption. As we observe
from Figure 45c, the fraction of DRAM power spent on refresh is expected to be the dominant component of the
total DRAM power consumption, as DRAM chip capacity scales to become larger. For a chip with a density of
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Fig. 44. DRAM retention time vs. operating temperature, normalized to the retention time of each DRAM cell at 50 ◦C.
Reproduced from [157].
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Fig. 45. Negative performance and power consumption effects of refresh in contemporary and future DRAM devices. We
expect that as the capacity of each DRAM chip increases, (a) the refresh latency, (b) the DRAM throughput lost during
refresh operations, and (c) the power consumed by refresh will all increase. Reproduced from [158].
64Gbit, nearly 50% of the DRAM chip power is spent on refresh operations. Thus, refresh poses a clear challenge
to DRAM scalability.
To combat the growing performance and energy overheads of refresh, two classes of techniques have been
developed. The first class of techniques reduce the frequency of refresh operations without sacrificing the reliability
of data stored in DRAM (e.g., [6, 101, 116, 118, 119, 158, 214, 223, 264]). Various experimental studies of real
DRAM chips (e.g., [87, 116, 117, 126, 149, 157, 158, 214, 223]) have studied the data retention time of DRAM
cells in modern chips. Figure 46 shows the retention time measured from seven different real DRAM modules
(by manufacturers A, B, C, D, and E) at an operating temperature of 45 ◦C, as a cumulative distribution (CDF)
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of the fraction of cells that have a retention time less than the x-axis value [157]. We observe from the figure
that even for the DRAM module whose cells have the worst retention time (i.e., the CDF is the highest), fewer
than only 0.001% of the total cells have a retention time smaller than 3 s at 45 ◦C. As shown in Figure 44, the
retention time decreases exponentially as the temperature increases. We can extrapolate our observations from
Figure 46 to the worst-case operating conditions by using the tail curve from Figure 44. DRAM standards specify
that the operating temperature of DRAM should not exceed 85 ◦C [104]. Using the tail curve, we find that a
retention time of 3 s at 45 ◦C is equivalent to a retention time of 246ms at the worst-case temperature of 85 ◦C.
Thus, the vast majority of DRAM cells can retain data without loss for much longer than the 64ms retention time
specified by DRAM standards. The other experimental studies of DRAM chips have validated this observation as
well [87, 116, 117, 126, 149, 158, 214, 223].
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Figure 8: Cumulative distribution of retention times
time guard band6 of at least 2x. Conversely, our maximum tested
retention time of ≈ 6.1 s translates to a retention time of ≈ 504 ms
at 85 ◦C.
With these adjusted retention times in mind, it is apparent that
our measured retention time distribution corresponds closely with
the distribution observed by prior work (Figure 2 in [18]), both
qualitatively in the shape of the curve and — for the device families
with relatively few weak cells — quantitatively. However, some
device families have many more weak cells than any of the devices
shown in [18]. This is likely to be a result of technology scaling. [18]
presents measurements for DRAM chips fabricated using 100 nm,
60 nm, and 50 nm processes, while many of the chips we studied
were produced in 2011 or 2012 and could therefore be fabricated
6The difference between the manufacturer-accepted minimum reten-
tion time and the specification-mandated minimum retention time
of 64 ms.
using 36 nm or 32 nm processes [8]. This conclusion is supported by
the observation that, in our results, higher-capacity, later-generation
devices always have a larger number of retention failures than lower-
capacity, older devices (compare A 1Gb vs. A 2Gb, and D 1Gb vs.
D 2Gb, in Figure 8).
From the consistency of our foundational results with prior work,
we conclude that our apparatus and methodology are sound.
5. DATA PATTERN DEPENDENCE
In this section, we investigate data pattern dependence, a phe-
nomenon in which the retention time of DRAM cells changes de-
pending on the data stored in other cells.
5.1 Coverage
Running all of the experiments for a given module produces a
set of bit failures for each retention time, consisting of all of the
Fig. 46. Cumulative distribution of the number of cells in a DRAM module with a retention time less than the value on the
x-axis, plotted for seven different DRAM modules. Reproduced from [157].
A number of works take advantage of this variability in data retention time behavior across DRAM cells,
by introducing heterogeneous refresh rates, i.e., different refresh rates for different DRAM rows. Thus, these
works can reduce the frequency at which the vast majority of DRAM rows within a module are refreshed (e.g.,
[6, 101, 116, 118, 157, 158, 214, 223, 264]). For example, the key idea of RAIDR [158] is to refresh the strong DRAM
rows (i.e., those rows that can retain data for much longer than the minimum 64ms retention time in the DDR4
standard [104]) less frequently, and refresh the weak DRAM rows (i.e., those rows that can retain data only for the
minimum retention time) more frequently. The major challenge in such works is how to accurately identify the
retention time of each DRAM row. To solve this challenge, many recent works examine (online) DRAM retention
time profiling techniques [116, 117, 119, 157, 214, 223].
The second class of techniques reduce the interference caused by refresh requests on demand requests (e.g.,
[35, 190, 249]). These works either change the scheduling order of refresh requests [35, 190, 249] or slightly
modify the DRAM architecture to enable the servicing of refresh and demand requests in parallel [35].
One critical challenge in developing techniques to reduce refresh overheads is that it is getting significantly
more difficult to determine the minimum retention time of a DRAM cell, as we have shown experimentally on
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modern DRAM chips [116, 117, 157, 214, 223]. Thus, determining the correct rate at which to refresh DRAM
cells has become more difficult, as also indicated by industry [114]. This is due to two major phenomena, both
of which get worse (i.e., become more prominent) with manufacturing process technology scaling. The first
phenomenon is variable retention time (VRT), where the retention time of some DRAM cells can change drastically
over time, due to a memoryless random process that results in very fast charge loss via a phenomenon called
trap-assisted gate-induced drain leakage [157, 223, 228, 286]. VRT, as far as we know, is very difficult to test for,
because there seems to be no way of determining that a cell exhibits VRT until that cell is observed to exhibit
VRT, and the time scale of a cell exhibiting VRT does not seem to be bounded, based on the current experimental
data on modern DRAM devices [157, 214]. The second phenomenon is data pattern dependence (DPD), which we
discuss in Section 7.1. Both of these phenomena greatly complicate the accurate determination of minimum data
retention time of DRAM cells. Therefore, data retention in DRAM continues to be a vulnerability that can greatly
affect DRAM technology scaling (and thus performance and energy consumption) as well as the reliability and
security of current and future DRAM generations.
More findings on the nature of DRAM data retention and associated errors, as well as relevant experimental
data from modern DRAM chips, can be found in our prior works [34, 35, 87, 116–119, 149, 157, 158, 193, 214, 223].
7.3 Read Disturb Errors in DRAM
Commodity DRAM chips that are sold and used in the field today exhibit read disturb errors [134], also called
RowHammer-induced errors [193], which are conceptually similar to the read disturb errors found in NAND
flash memory (see Section 3.5). Repeatedly accessing the same row in DRAM can cause bit flips in data stored
in adjacent DRAM rows. In order to access data within DRAM, the row of cells corresponding to the requested
address must be activated (i.e., opened for read and write operations). This row must be precharged (i.e., closed)
when another row in the same DRAM bank needs to be activated. Through experimental studies on a large
number of real DRAM chips, we show that when a DRAM row is activated and precharged repeatedly (i.e.,
hammered) enough times within a DRAM refresh interval, one or more bits in physically-adjacent DRAM rows
can be flipped to the wrong value [134].
We tested 129 DRAM modules manufactured by three major manufacturers (A, B, and C) between 2008 and
2014, using an FPGA-based experimental DRAM testing infrastructure [87] (more detail on our experimental setup,
along with a list of all modules and their characteristics, can be found in our original RowHammer paper [134]).
Figure 47 shows the rate of RowHammer errors that we found, with the 129 modules that we tested categorized
based on their manufacturing date. We find that 110 of our tested modules exhibit RowHammer errors, with the
earliest such module dating back to 2010. In particular, we find that all of the modules manufactured in 2012–2013
that we tested are vulnerable to RowHammer. Like with many NAND flash memory error mechanisms, especially
read disturb, RowHammer is a recent phenomenon that especially affects DRAM chips manufactured with more
advanced manufacturing process technology generations.
Figure 48 shows the distribution of the number of rows (plotted in log scale on the y-axis) within a DRAM
module that flip the number of bits along the x-axis, as measured for example DRAMmodules from three different
DRAM manufacturers [134]. We make two observations from the figure. First, the number of bits flipped when
we hammer a row (known as the aggressor row) can vary significantly within a module. Second, each module has
a different distribution of the number of rows. Despite these differences, we find that this DRAM failure mode
affects more than 80% of the DRAM chips we tested [134]. As indicated above, this read disturb error mechanism
in DRAM is popularly called RowHammer [193].
Various recent works show that RowHammer can be maliciously exploited by user-level software programs
to (1) induce errors in existing DRAM modules [134, 193] and (2) launch attacks to compromise the security of
various systems [11, 13, 76, 77, 193, 227, 235, 236, 262, 281]. For example, by exploiting the RowHammer read
disturb mechanism, a user-level program can gain kernel-level privileges on real laptop systems [235, 236], take
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Fig. 47. RowHammer error rate vs. manufacturing dates of 129 DRAM modules we tested. Reproduced from [134].
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Fig. 48. Number of victim cells (i.e., number of bit errors) when an aggressor row is repeatedly activated, for three repre-
sentative DRAM modules from three major manufacturers. We label the modules in the format Xyywwn , where X is the
manufacturer (A, B, or C), yyww is the manufacture year (yy) and week of the year (ww), and n is the number of the selected
module. Reproduced from [134].
over a server vulnerable to RowHammer [77], take over a victim virtual machine running on the same system [11],
and take over a mobile device [262]. Thus, the RowHammer read disturb mechanism is a prime (and perhaps the
first) example of how a circuit-level failure mechanism in DRAM can cause a practical and widespread system
security vulnerability. We believe similar (yet likely more difficult to exploit) vulnerabilities exist in MLC NAND
flash memory as well, as described in our recent work [17].
Note that various solutions to RowHammer exist [128, 134, 193], but we do not discuss them in detail here.
Our recent work [193] provides a comprehensive overview. A very promising proposal is to modify either the
memory controller or the DRAM chip such that it probabilistically refreshes the physically-adjacent rows of a
recently-activated row, with very low probability. This solution is called Probabilistic Adjacent Row Activation
(PARA) [134]. Our prior work shows that this low-cost, low-complexity solution, which does not require any
storage overhead, greatly closes the RowHammer vulnerability [134].
The RowHammer effect in DRAMworsens as the manufacturing process scales down to smaller node sizes [134,
193]. More findings on RowHammer, along with extensive experimental data from real DRAM devices, can be
found in our prior works [128, 134, 193].
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7.4 Large-Scale DRAM Error Studies
Like flash memory, DRAM is employed in a wide range of computing systems, at scale. Thus, there is a similar
need to study the aggregate behavior of errors observed in a large number of DRAM chips deployed in the field.
Akin to the large-scale flash memory SSD reliability studies discussed in Section 3.6, a number of experimental
studies characterize the reliability of DRAM at large scale in the field (e.g., [96, 175, 234, 246, 247]). We highlight
three notable results from these studies.
First, as we saw for large-scale studies of SSDs (see Section 3.6), the number of errors observed varies signifi-
cantly for each DRAM module [175]. Figure 49a shows the distribution of correctable errors across the entire fleet
of servers at Facebook over a fourteen-month period, omitting the servers that did not exhibit any correctable
DRAM errors. The x-axis shows the normalized device number, with devices sorted based on the number of
errors they experienced in a month. As we saw in the case of SSDs, a small number of servers accounts for the
majority of errors. As we see from Figure 49a, the top 1% of servers account for 97.8% of all observed correctable
DRAM errors. The distribution of the number of errors among servers follows a power law model. We show the
probability density distribution of correctable errors in Figure 49b, which indicates that the distribution of errors
across servers follows a Pareto distribution, with a decreasing hazard rate [175]. This means that a server that
has experienced more errors in the past is likely to experience more errors in the future.
(a) (b)
Fig. 49. Distribution of memory errors among servers with errors (a), which resembles a power law distribution. Memory
errors follow a Pareto distribution among servers with errors (b). Reproduced from [175].
Second, unlike SSDs, DRAM does not seem to show any clearly discernible trend where higher utilization and
age lead to a greater raw bit error rate [175].
Third, the increase in the density of DRAM chips with technology scaling leads to higher error rates [175].
The latter is illustrated in Figure 50, which shows how different DRAM chip densities are related to device failure
rate. We can see that there is a clear trend of increasing failure rate with increasing chip density. We find that the
failure rate increases because despite small improvements in the reliability of an individual cell, the quadratic
increase in the number of cells per chip greatly increases the probability of observing a single error in the whole
chip [175].
7.5 Latency-Related Errors in DRAM
Various experimental studies examine the tradeoff between DRAM reliability and latency [33, 34, 37, 38, 87,
125, 144, 146, 149]. These works perform extensive experimental studies on real DRAM chips to identify the
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effect of (1) temperature, (2) supply voltage, and (3) manufacturing process variation that exists in DRAM on
the latency and reliability characteristics of different DRAM cells and chips. The temperature, supply voltage,
and manufacturing process variation all dictate the amount of time that each cell needs to safely complete its
operations. Several of our works [37, 38, 146, 149] examine how one can reliably exploit different effects of
variation to improve DRAM performance or energy consumption.
Adaptive-Latency DRAM (AL-DRAM) [149] shows that significant variation exists in the access latency of
(1) different DRAM modules, as a result of manufacturing process variation; and (2) the same DRAM module over
time, as a result of varying operating temperature, since at low temperatures DRAM can be accessed faster. The
key idea of AL-DRAM is to adapt the DRAM latency to the operating temperature and the DRAM module that is
being accessed. Experimental results show that AL-DRAM can reduce DRAM read latency by 32.7% and write
latency by 55.1%, averaged across 115 DRAM modules operating at 55 ◦C [149].
Voltron [38] identifies the relationship between the DRAM supply voltage and access latency variation. Voltron
uses this relationship to identify the combination of voltage and access latency that minimizes system-level
energy consumption without exceeding a user-specified threshold for the maximum acceptable performance loss.
For example, at an average performance loss of only 1.8%, Voltron reduces the DRAM energy consumption by
10.5%, which translates to a reduction in the overall system energy consumption of 7.3%, averaged over seven
memory-intensive quad-core workloads [38].
Flexible-Latency DRAM (FLY-DRAM) [37] captures access latency variation across DRAM cells within a single
DRAM chip due to manufacturing process variation. For example, Figure 51 shows how the bit error rate (BER)
changes if we reduce one of the timing parameters used to control the DRAM access latency below the minimum
value specified by the manufacturer [37]. We use an FPGA-based experimental DRAM testing infrastructure [87]
to measure the BER of 30 real DRAM modules, over a total of 7500 rounds of tests, as we lower the tRCD timing
parameter (i.e., how long it takes to open a DRAM row) below its standard value of 13.125 ns.6 In this figure, we
use a box plot to summarize the bit error rate measured during each round. For each box, the bottom, middle,
and top lines indicate the 25th, 50th, and 75th percentile of the population. The ends of the whiskers indicate
6More detail on our experimental setup, along with a list of all modules and their characteristics, can be found in our original FLY-DRAM
paper [37].
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the minimum and maximum BER of all modules for a given tRCD value. Each round of BER measurement is
represented as a single point overlaid upon the box. From the figure, we make three observations. First, the BER
decreases exponentially as we reduce tRCD . Second, there are no errors when tRCD is at 12.5 ns or at 10.0 ns,
indicating that manufacturers provide a significant latency guardband to provide additional protection against
process variation. Third, the BER variation across different models becomes smaller as tRCD decreases. The
reliability of a module operating at tRCD = 7.5 ns varies significantly based on the DRAMmanufacturer and model.
This variation occurs because the number of DRAM cells that experience an error within a DRAM chip varies
significantly from module to module. Yet, the BER variation across different modules operating at tRCD = 2.5 ns
is much smaller, as most modules fail when the latency is reduced so significantly.
From other experiments that we describe in our FLY-DRAM paper [37], we find that there is spatial locality in
the slower cells, resulting in fast regions (i.e., regions where all DRAM cells can operate at significantly-reduced
access latency without experiencing errors) and slow regions (i.e., regions where some of the DRAM cells cannot
operate at significantly-reduced access latency without experiencing errors) within each chip. To take advantage
of this heterogeneity in the reliable access latency of DRAM cells within a chip, FLY-DRAM (1) categorizes
the cells into fast and slow regions; and (2) lowers the overall DRAM latency by accessing fast regions with
a lower latency. FLY-DRAM lowers the timing parameters used for the fast region by as much as 42.8% [37].
FLY-DRAM improves system performance for a wide variety of real workloads, with the average improvement
for an eight-core system ranging between 13.3% and 19.5%, depending on the amount of variation that exists in
each module [37].
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Fig. 51. Bit error rates of tested DRAM modules as we reduce the DRAM access latency (i.e., the tRCD timing parameter).
Reproduced from [37].
Design-Induced Variation-Aware DRAM (DIVA-DRAM) [146] identifies the latency variation within a single
DRAM chip that occurs due to the architectural design of the chip. For example, a cell that is further away from
the row decoder requires a longer access time than a cell that is close to the row decoder. Similarly, a cell that
is farther away from the wordline driver requires a larger access time than a cell that is close to the wordline
driver. DIVA-DRAM uses design-induced variation to reduce the access latency to different parts of the chip. One
can further reduce latency by sacrificing some amount of reliability and performing error correction to fix the
resulting errors [146]. Experimental results show that DIVA-DRAM can reduce DRAM read latency by 40.0% and
write latency by 60.5% [146]. In an eight-core system running a wide variety of real workloads, DIVA-DRAM
improves system performance by an average of 13.8% [146].
More information about the errors caused by reduced latency and reduced voltage operation in DRAM chips
and the tradeoff between reliability and latency and voltage can be found in our prior works [34, 37, 38, 87, 144,
146, 149, 165].
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7.6 Error Correction in DRAM
In order to protect the data stored within DRAM from various types of errors, some (but not all) DRAM modules
employ ECC [165]. The ECC employed within DRAM is much weaker than the ECC employed in SSDs (see
Section 5) for various reasons. First, DRAM has a much lower access latency, and error correction mechanisms
should be designed to ensure that DRAM access latency does not increase significantly. Second, the error rate of
a DRAM chip tends to be lower than that of a flash memory chip. Third, the granularity of access is much smaller
in a DRAM chip than in a flash memory chip, and hence sophisticated error correction can come at a high cost.
The most common ECC algorithm used in commodity DRAM modules is SECDED (single error correction, double
error detection) [165]. Another ECC algorithm available for some commodity DRAM modules is Chipkill, which
can tolerate the failure of an entire DRAM chip within a module [61] at the expense of higher storage overhead
and higher latency. For both SECDED and Chipkill, the ECC information is stored on one or more extra chips
within the DRAM module, and, on a read request, this information is sent alongside the data to the memory
controller, which performs the error detection and correction.
As DRAM scales to smaller technology nodes, its error rate continues to increase [114, 134, 169, 175, 192,
193, 196]. Effects like read disturb [134], cell-to-cell interference [116–119, 157, 214], and variable retention
time [116, 157, 214, 223] become more severe [114, 134, 192, 193, 196]. As a result, there is an increasing need
for (1) employing ECC algorithms in all DRAM chips/modules; (2) developing more sophisticated and efficient
ECC algorithms for DRAM chips/modules; and (3) developing error-specific mechanisms for error correction. To
this end, recent work follows various directions. First, in-DRAM ECC, where correction is performed within the
DRAM module itself (as opposed to in the controller), is proposed [114]. One work shows how exposing this
in-DRAM ECC information to the memory controller can provide Chipkill-like error protection at much lower
overhead than the traditional Chipkill mechanism [198]. Second, various works explore and develop stronger
ECC algorithms for DRAM (e.g., [123, 124, 270]), and explore how to make ECC more efficient based on the
current DRAM error rate (e.g., [2, 49, 61, 146, 261]). Third, recent work shows how the cost of ECC protection
can be reduced by (1) exploiting heterogeneous reliability memory [165], where different portions of DRAM use
different strengths of error protection based on the error tolerance of different applications and different types of
data [159, 165], and (2) using the additional DRAM capacity that is otherwise used for ECC to improve system
performance when reliability is not as important for the given application and/or data [163].
Many of these works that propose error mitigation mechanisms for DRAM do not distinguish between the
characteristics of different types of errors. We believe that, in addition to providing sophisticated and efficient
ECC mechanisms in DRAM, there is also significant value in and opportunity for exploring specialized error
mitigation mechanisms that are customized for different error types, just as it is done for flash memory (as we
discussed in Section 4). One such example of a specialized error mitigation mechanism is targeted to fix the
RowHammer read disturb mechanism, and is called Probabilistic Adjacent Row Activation (PARA) [134, 193], as
we discussed earlier. Recall that the key idea of PARA is to refresh the rows that are physically adjacent to an
activated row, with a very low probability. PARA is shown to be very effective in fixing the RowHammer problem
at no storage cost and at very low performance overhead [134]. PARA is a specialized yet very effective solution
for fixing a specific error mechanism that is important and prevalent in modern DRAM devices.
7.7 Errors in Emerging Nonvolatile Memory Technologies
DRAM operations are several orders of magnitude faster than SSD operations, but DRAM has two major
disadvantages. First, DRAM offers orders of magnitude less storage density than NAND-flash-memory-based
SSDs. Second, DRAM is volatile (i.e., the stored data is lost on a power outage). Emerging nonvolatile memories,
such as phase-change memory (PCM) [140–142, 224, 274, 290, 299], spin-transfer torque magnetic RAM (STT-RAM
or STT-MRAM) [138, 197], metal-oxide resistive RAM (RRAM) [273], and memristors [53, 248], are expected to
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bridge the gap between DRAM and SSDs, providing DRAM-like access latency and energy, and at the same time
SSD-like large capacity and nonvolatility (and hence SSD-like data persistence). These technologies are also
expected to be used as part of hybrid memory systems (also called heterogeneous memory systems), where one part
of the memory consists of DRAM modules and another part consists of modules of emerging technologies [41,
50, 51, 109, 155, 173, 176, 220, 224–226, 290, 291, 295, 296]. PCM-based devices are expected to have a limited
lifetime, as PCM can only endure a certain number of writes [140, 224, 274], similar to the P/E cycling errors in
NAND-flash-memory-based SSDs (though PCM’s write endurance is higher than that of SSDs). PCM suffers from
(1) resistance drift [97, 221, 274], where the resistance used to represent the value becomes higher over time (and
eventually can introduce a bit error), similar to how charge leakage in NAND flash memory and DRAM lead to
retention errors over time; and (2) write disturb [108], where the heat generated during the programming of one
PCM cell dissipates into neighboring cells and can change the value that is stored within the neighboring cells.
STT-RAM suffers from (1) retention failures, where the value stored for a single bit (as the magnetic orientation
of the layer that stores the bit) can flip over time; and (2) read disturb (a conceptually different phenomenon
from the read disturb in DRAM and flash memory), where reading a bit in STT-RAM can inadvertently induce a
write to that same bit [197]. Due to the nascent nature of emerging nonvolatile memory technologies and the
lack of availability of large-capacity devices built with them, extensive and dependable experimental studies
have yet to be conducted on the reliability of real PCM, STT-RAM, RRAM, and memristor chips. However, we
believe that error mechanisms conceptually or abstractly similar to those we discussed in this paper for flash
memory and DRAM are likely to be prevalent in emerging technologies as well (as supported by some recent
studies [5, 108, 120, 197, 244, 245, 297]), albeit with different underlying mechanisms and error rates.
8 CONCLUSION
We provide a survey of the fundamentals of and recent research in NAND-flash-memory-based SSD reliability.
As the underlying NAND flash memory within SSDs scales to increase storage density, we find that the rate at
which raw bit errors occur in the memory increases significantly, which in turn reduces the lifetime of the SSD.
We describe the prevalent error mechanisms that affect NAND flash memory, and examine how they behave
in modern NAND flash memory chips. To compensate for the increased raw bit error rate with technology
scaling, a wide range of error mitigation and data recovery mechanisms have been proposed. These techniques
effectively undo some of the SSD lifetime reductions that occur due to flash memory scaling. We describe the
state-of-the-art techniques for error mitigation and data recovery, and discuss their benefits. Even though our
focus is on MLC and TLC NAND flash memories, for which we provide data from real flash chips, we believe that
these techniques will be applicable to emerging 3D NAND flash memory technology as well, especially when the
process technology scales to smaller nodes. Thus, we hope the tutorial presented in this work on fundamentals
and recent research not only enables practitioners to get acquainted with flash memory errors and how they
are mitigated, but also helps inform future directions in NAND flash memory and SSD development as well as
system design using flash memory. We believe future is bright for system-level approaches that codesign system
and memory [192, 193, 196] to enhance overall scaling of platforms, and we hope that the many examples of this
approach presented in this tutorial inspire researchers and developers to enhance future computing platforms via
such system-memory codesign.
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APPENDIX: TLC THRESHOLD VOLTAGE DISTRIBUTION DATA
Table 5. Normalized mean (top) and standard deviation (bottom) values for threshold voltage distribution of each voltage
state at various P/E cycle counts (Section 3.1).
P/E
Cycles ER P1 P2 P3 P4 P5 P6 P7
0 -110.0 65.9 127.4 191.6 254.9 318.4 384.8 448.3
200 -110.4 66.6 128.3 192.8 255.5 319.3 385.0 448.6
400 -105.0 66.0 127.3 191.7 254.5 318.2 383.9 447.7
1,000 -99.9 66.5 127.1 191.7 254.8 318.1 384.4 447.8
2,000 -92.7 66.6 128.1 191.9 254.9 318.3 384.3 448.1
3,000 -84.1 68.3 128.2 193.1 255.7 319.2 385.4 449.1
P/E
Cycles ER P1 P2 P3 P4 P5 P6 P7
0 45.9 9.0 9.4 8.9 8.8 8.9 9.3 8.5
200 46.2 9.2 9.8 9.0 8.8 9.0 9.1 8.5
400 46.4 9.2 9.5 9.1 8.8 8.8 9.0 8.6
1,000 47.3 9.5 9.4 9.1 9.3 8.9 9.4 8.8
2,000 48.2 9.7 9.7 9.4 9.3 9.1 9.5 9.1
3,000 49.4 10.2 10.2 9.6 9.7 9.5 9.8 9.4
Table 6. Normalized mean (top) and standard deviation (bottom) values for threshold voltage distribution of each voltage
state at various data retention times (Section 3.4).
Time ER P1 P2 P3 P4 P5 P6 P7
1 day -92.7 66.6 128.1 191.9 254.9 318.3 384.3 448.1
1 week -86.7 67.5 128.1 191.4 253.8 316.5 381.8 444.9
1 month -84.4 68.6 128.7 191.6 253.5 315.8 380.9 443.6
3 months -75.6 72.8 131.6 193.3 254.3 315.7 380.2 442.2
1 year -69.4 76.6 134.2 195.2 255.3 316.0 379.6 440.8
Time ER P1 P2 P3 P4 P5 P6 P7
1 day 48.2 9.7 9.7 9.4 9.3 9.1 9.5 9.1
1 week 46.4 10.7 10.8 10.5 10.6 10.3 10.6 10.6
1 month 46.8 11.3 11.2 11.0 10.9 10.8 11.2 11.1
3 months 45.9 12.0 11.8 11.5 11.4 11.4 11.7 11.7
1 year 45.9 12.8 12.4 12.0 12.0 11.9 12.3 12.4
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Table 7. Normalized mean (top) and standard deviation (bottom) values for threshold voltage distribution of each voltage
state at various read disturb counts (Section 3.5).
Read
Disturbs ER P1 P2 P3 P4 P5 P6 P7
1 -84.2 66.2 126.3 191.5 253.7 316.8 384.3 448.0
1,000 -76.1 66.7 126.6 191.5 253.6 316.4 383.8 447.5
10,000 -57.0 67.9 127.0 191.5 253.3 315.7 382.9 445.7
50,000 -33.4 69.9 128.0 191.9 253.3 315.4 382.0 444.1
100,000 -20.4 71.6 128.8 192.1 253.3 315.0 381.1 443.0
Read
Disturbs ER P1 P2 P3 P4 P5 P6 P7
1 48.2 9.7 9.7 9.4 9.3 9.1 9.5 9.1
1,000 47.4 10.7 10.8 10.5 10.6 10.3 10.6 10.6
10,000 46.3 12.0 11.7 11.4 11.4 11.4 11.7 11.7
50,000 46.1 12.3 12.1 11.7 11.6 11.7 12.0 12.4
100,000 45.9 12.8 12.4 12.0 12.0 11.9 12.3 12.4
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